


PIM_9DTB128

Block Guide

V02.05

Original Release Date: 05 FEB 2001
Revised: 02 OCT 2003

Motorola, Inc.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

©Motorola, Inc., 2001

Revision History

Version Number	Revision Date	Effective Date	Author	Description of Changes
1.0	05 Feb 2001			1st release based on pim_9DP256 rev 2.0
01.01	7 Aug 2001			-Capitalized all pin names to match Marlin DUG -Corrected typo in PPSJ description -added full register names in memory map table
V02.00	01 FEB 2002	01 FEB 2002		Reformatted to SRS 3.0 for HC9S12DT128 (Marlin 2) Corrected mismatches with SoC Guide Added CAN0 reroute to PJ[7:6]
V02.01	19 FEB 2002	19 FEB 2002		Corrected 3.3.3 regarding Byteflight functions on PM[7:4] Updated digital filter descriptions in Fig. 4-2 & Table 4-3 Cleaned up other descriptions including those for Port A, B, E, & K
V02.02	08 MAR 2002	08 MAR 2002		Added document number
V02.03	01 NOV 2002	01 NOV 2002		Non-customer information update Minor change in document layout Added acronyms in Preface
V02.04	03 SEPT 2003	03 SEPT 2003		Clarified external interrupt sources descriptions in section 1.1 Added back GPIO functions to port M in table 2-1
V02.05	02 OCT 2003	02 OCT 2003		Changed to use new document number Updated core references to internal logic & individual block guides

Section 1 Introduction

1.1	Overview	11
1.2	Features	11
1.3	Block Diagram	12

Section 2 External Signal Description

2.1	Overview	13
2.2	Signal properties.	13

Section 3 Memory Map/Register Definition

3.1	Overview	18
3.2	Module Memory Map	18
3.3	Register Descriptions	19
3.3.1	Port T Registers	20
3.3.2	Port S Registers	23
3.3.3	Port M Registers	27
3.3.4	Port P Registers	32
3.3.5	Port H Registers	36
3.3.6	Port J Registers	40

Section 4 Functional Description

4.1	General	44
4.1.1	I/O register	44
4.1.2	Input register	45
4.1.3	Data direction register	45
4.1.4	Reduced drive register	45
4.1.5	Pull device enable register	45
4.1.6	Polarity select register	46
4.2	Port T	46
4.3	Port S	46
4.4	Port M	46
4.4.1	Module Routing Register	46
4.5	Port P	47
4.6	Port H	49
4.7	Port J	49
4.8	Port A, B, E, K, and BKGD pin	49

4.9 External Pin Descriptions 49

4.10 Low Power Options 50

4.10.1 Run Mode. 50

4.10.2 Wait Mode 50

4.10.3 Stop Mode 50

Section 5 Initialization/Application Information

5.1 General. 51

5.2 Reset Initialization 51

Section 6 Interrupts

6.1 General. 52

6.2 Interrupt Sources 52

6.3 Recovery from STOP 52

Figure 1-1	PIM_9DTB128 Block Diagram.	12
Figure 3-1	Port T I/O Register (PTT).	20
Figure 3-2	Port T Input Register (PTIT)	21
Figure 3-3	Port T Data Direction Register (DDRT)	21
Figure 3-4	Port T Reduced Drive Register (RDRT)	22
Figure 3-5	Port T Pull Device Enable Register (PERT)	22
Figure 3-6	Port T Polarity Select Register (PPST)	23
Figure 3-7	Port S I/O Register (PTS)	23
Figure 3-8	Port S Input Register (PTIS)	24
Figure 3-9	Port S Data Direction Register (DDRS)	24
Figure 3-10	Port S Reduced Drive Register (RDRS)	25
Figure 3-11	Port S Pull Device Enable Register (PERS)	25
Figure 3-12	Port S Polarity Select Register (PPSS)	26
Figure 3-13	Port S Wired-Or Mode Register (WOMS)	26
Figure 3-14	Port M I/O Register (PTM)	27
Figure 3-15	Port M Input Register (PTIM)	28
Figure 3-16	Port M Data Direction Register (DDRM)	28
Figure 3-17	Port M Reduced Drive Register (RDRM)	29
Figure 3-18	Port M Pull Device Enable Register (PERM)	29
Figure 3-19	Port M Polarity Select Register (PPSM)	30
Figure 3-20	Port M Wired-Or Mode Register (WOMM)	30
Figure 3-21	Module Routing Register (MODRR)	31
Figure 3-22	Port P I/O Register (PTP)	32
Figure 3-23	Port P Input Register (PTIP)	32
Figure 3-24	Port P Data Direction Register (DDRP)	33
Figure 3-25	Port P Reduced Drive Register (RDRP)	33
Figure 3-26	Port P Pull Device Enable Register (PERP)	34
Figure 3-27	Port P Polarity Select Register (PPSP)	34
Figure 3-28	Port P Interrupt Enable Register (PIEP)	35
Figure 3-29	Port P Interrupt Flag Register (PIFP)	35
Figure 3-30	Port H I/O Register (PTH)	36
Figure 3-31	Port H Input Register (PTIH)	36
Figure 3-32	Port H Data Direction Register (DDRH)	37
Figure 3-33	Port H Reduced Drive Register (RDRH)	37
Figure 3-34	Port H Pull Device Enable Register (PERH)	38
Figure 3-35	Port H Polarity Select Register (PPSH)	38

Figure 3-36	Port H Interrupt Enable Register (PIEH)	39
Figure 3-37	Port H Interrupt Flag Register (PIFH)	39
Figure 3-38	Port J I/O Register (PTJ)	40
Figure 3-39	Port J Input Register (PTIJ)	40
Figure 3-40	Port J Data Direction Register (DDRJ)	41
Figure 3-41	Port J Reduced Drive Register (RDRJ)	41
Figure 3-42	Port J Pull Device Enable Register (PERJ)	42
Figure 3-43	Port J Polarity Select Register (PPSJ)	42
Figure 3-44	Port J Interrupt Enable Register (PIEJ)	43
Figure 3-45	Port J Interrupt Flag Register (PIFJ)	43
Figure 4-1	Illustration of I/O pin functionality.	45
Figure 4-2	Interrupt Glitch Filter on Port P, H and J (PPS=0)	48
Figure 4-3	Pulse Illustration	48

Table 2-1	Signal Properties	13
Table 3-1	PIM_9DTB128 Memory Map	18
Table 3-2	Pin Configuration Summary	20
Table 3-3	CAN0 Routing	31
Table 3-4	CAN4 Routing	31
Table 3-5	SPI0 Routing	31
Table 3-6	SPI1 Routing	32
Table 4-1	Summary of Functional Priority	44
Table 4-2	Implemented modules on derivatives	47
Table 4-3	Pulse Detection Criteria	48
Table 5-1	Port Reset State Summary	51
Table 6-1	Port Integration Module Interrupt Sources	52

Preface

Terminology

Acronyms and Abbreviations	
BDLC	Byte Level Data Link Controller
CAN	Controller Area Network
IIC	Inter-Integrated Circuit
PIM	Port Integration Module
PTI	Pad Test Interface
PWM	Pulse Width Modulator
SCI	Serial Communication Interface
SPI	Serial Peripheral Interface

Section 1 Introduction

1.1 Overview

The Port Integration Module (PIM) establishes the interface between the peripheral modules and the I/O pins for all ports except AD0 and AD1.

NOTE: *Port A, B, E, and K are related to the internal logic and the multiplexed external bus interface (MEBI). Many of these port/pads logic come from the MEBI module and pass through the PIM module. Brief functional descriptions of these ports are provided for completeness. Refer to HCS12 Multiplexed External Bus Interface Block Guide for details.*

This section covers:

- Port T connected to the timer module
- The serial port S associated with 2 SCI and 1 SPI module
- Port M associated with 3 CAN, 1 Byteflight and 1 BDLC module
- Port P connected to the PWM and 1 SPI module, which also can be used as an external interrupt source
- The standard I/O port H associated with SPI1
- Port J associated with CAN0, 4 and the IIC interface. Ports P, H, and J can also be used as external interrupt sources.

Each I/O pin can be configured by several registers in order to select data direction and drive strength, to enable and select pull-up or pull-down resistors. On certain pins also interrupts can be enabled which result in status flags.

The I/O's of 2 CAN and all 2 SPI modules can be routed from their default location to determined pins.

The implementation of the Port Integration Module is device dependent.

1.2 Features

A standard port has the following minimum features:

- Input/output selection
- 5V output drive with two selectable drive strength
- 5V digital and analog input
- Input with selectable pull-up or pull-down device

Optional features:

- Open drain for wired-or connections

- Interrupt inputs with glitch filtering

1.3 Block Diagram

Figure 1-1 is a block diagram of the PIM_9DTB128.




Figure 1-1 PIM_9DTB128 Block Diagram

Section 2 External Signal Description

2.1 Overview

This section lists and describes the signals that do connect off chip.

NOTE: Refer to the *Creation Guide* and the *Integration Guide* documentation of the PIM_9DTB128 for a detailed description of the pad control signals.

2.2 Signal properties

Table 2-1 shows all the pins and their functions that are controlled by the PIM_9DTB128. If there is more than one function associated with a pin, the priority is indicated by the position in the table from top (highest priority) to down (lowest priority).

Table 2-1 Signal Properties

Port	Pin Name	Pin Function & Priority	Description	Reset State	Pull Mode
Port T	PT[7:0]	IOC[7:0]	Enhanced Capture Timer Channel 7 to 0	input	hiz
		GPIO	General-purpose I/O		
Port S	PS7	$\overline{SS}0$	Serial Peripheral Interface 0 slave select output in master mode, input in slave mode or master mode.	input	pull-up
		GPIO	General-purpose I/O		
	PS6	SCK0	Serial Peripheral Interface 0 serial clock pin		
		GPIO	General-purpose I/O		
	PS5	MOSI0	Serial Peripheral Interface 0 master out/slave in pin		
		GPIO	General-purpose I/O		
	PS4	MISO0	Serial Peripheral Interface 0 master in/slave out pin		
		GPIO	General-purpose I/O		
	PS3	TXD1	Serial Communication Interface 1 transmit pin		
		GPIO	General-purpose I/O		
	PS2	RXD1	Serial Communication Interface 1 receive pin		
		GPIO	General-purpose I/O		
	PS1	TXD0	Serial Communication Interface 0 transmit pin		
		GPIO	General-purpose I/O		
	PS0	RXD0	Serial Communication Interface 0 receive pin		
		GPIO	General-purpose I/O		

Port	Pin Name	Pin Function & Priority	Description	Reset State	Pull Mode
Port M	PM7	BF_PSLM	Byteflight Status	Input	hiz
		TXCAN4	MSCAN4 transmit pin		
		GPIO	General-purpose I/O		
	PM6	BF_PERR	Byteflight Error Status		
		RXCAN4	MSCAN4 receive pin		
		GPIO	General-purpose I/O		
	PM5	BF_PROK	Byteflight Status		
		TXCAN0	MSCAN0 transmit pin		
		TXCAN4	MSCAN4 transmit pin		
		SCK0	Serial Peripheral Interface 0 serial clock pin		
		GPIO	General-purpose I/O		
	PM4	BF_PSYN	Byteflight Status		
		RXCAN0	MSCAN0 receive pin		
		RXCAN4	MSCAN4 receive pin		
		MOSI0	Serial Peripheral Interface 0 master out/slave in pin		
		GPIO	General-purpose I/O		
	PM3	TX_BF	Byteflight transmit pin		
		TXCAN1	MSCAN1 transmit pin		
		TXCAN0	MSCAN0 transmit pin		
		$\overline{SS}0^1$	Serial Peripheral Interface 0 slave select output in master mode, input for slave mode or master mode		
		GPIO	General-purpose I/O		
	PM2	RX_BF	Byteflight receive pin		
		RXCAN1	MSCAN1 receive pin		
		RXCAN0	MSCAN0 receive pin		
		MISO0 ¹	Serial Peripheral Interface 0 master in/slave out pin		
		GPIO	General-purpose I/O		
	PM1	TXCAN0	MSCAN0 transmit pin		
		TXB	BDLC transmit pi		
		GPIO	General-purpose I/O		
	PM0	RXCAN0	MSCAN0 receive pin		
		RXB	BDLC receive pin		
		GPIO	General-purpose I/O		

Port	Pin Name	Pin Function & Priority	Description	Reset State	Pull Mode
Port P	PP7	PWM7	Pulse Width Modulator channel 7	input	hiz
		GPIO/KWP7	General-purpose I/O with interrupt		
	PP6	PWM6	Pulse Width Modulator channel 6		
		GPIO/KWP6	General-purpose I/O with interrupt		
	PP5	PWM5	Pulse Width Modulator channel 5		
		GPIO/KWP5	General-purpose I/O with interrupt		
	PP4	PWM4	Pulse Width Modulator channel 4		
		GPIO/KWP4	General-purpose I/O with interrupt		
	PP3	PWM3	Pulse Width Modulator channel 3		
		$\overline{SS1}$	Serial Peripheral Interface 1 slave select output in master mode, input for slave mode or master mode		
		GPIO/KWP3	General-purpose I/O with interrupt		
	PP2	PWM2	Pulse Width Modulator channel 2		
		SCK1	Serial Peripheral Interface 1 serial clock pin		
		GPIO/KWP2	General-purpose I/O with interrupt		
	PP1	PWM1	Pulse Width Modulator channel 1		
		MOSI1	Serial Peripheral Interface 1 master out/slave in pin		
		GPIO/KWP1	General-purpose I/O with interrupt		
	PP0	PWM0	Pulse Width Modulator channel 0		
		MISO1	Serial Peripheral Interface 1 master in/slave out pin		
		GPIO/KWP0	General-purpose I/O with interrupt		
Port H	PH7	GPIO/KWH7	General Purpose I/O and interrupt	input	hiz
	PH6	GPIO/KWH6	General Purpose I/O and interrupt		
	PH5	GPIO/KWH5	General Purpose I/O and interrupt		
	PH4	GPIO/KWH4	General Purpose I/O and interrupt		
	PH3	$\overline{SS1}$	Serial Peripheral Interface 1 slave select output in master mode, input for slave mode or master mode		
		GPIO/KWH3	General Purpose I/O and interrupt		
	PH2	SCK1	Serial Peripheral Interface 1 serial clock pin		
		GPIO/KWH2	General Purpose I/O and interrupt		
	PH1	MOSI1	Serial Peripheral Interface 1 master out/slave in pin		
		GPIO/KWH1	General Purpose I/O and interrupt		
	PH0	MISO1	Serial Peripheral Interface 1 master in/slave out pin		
		GPIO/KWH0	General Purpose I/O and interrupt		

Port	Pin Name	Pin Function & Priority	Description	Reset State	Pull Mode
Port J	PJ7	TXCAN4	MSCAN4 transmit pin	input	pull-up
		SCL	Inter Integrated Circuit serial clock line		
		TXCAN0	MSCAN0 transmit pin		
		GPIO/KWJ7	General-purpose I/O with interrupt		
	PJ6	RXCAN4	MSCAN4 receive pin		
		SDA	Inter Integrated Circuit serial data line		
		RXCAN0	MSCAN0 receive pin		
		GPIO/KWJ6	General-purpose I/O with interrupt		
	PJ[1:0]	GPIO/KWJ[1:0]	General Purpose I/O and interrupt		
Port A ²	PA[7:0]	ADDR[15:8]/DATA[15:8]/GPIO	External bus pins share function with general-purpose I/O ports A. In single chip modes, the pins can be used for general-purpose I/O. In expanded modes, the pins are used for the external buses.	See Note 2	See Note 2
Port B ²	PB[7:0]	ADDR[7:0]/DATA[7:0]/GPIO	External bus pins share function with general-purpose I/O port B. In single chip modes, the pins can be used for general-purpose I/O. In expanded modes, the pins are used for the external address and data buses.	See Note 2	See Note 2
Port E ²	PE7	$\overline{\text{XCLKS}}$ /NOACC/GPIO	No Access. Indicates free cycles in expanded mode. Selects also external clock or oscillator during reset. Can be used as general purpose I/O pin.	See Note 2	See Note 2
	PE6	MODB/IPIPE1/GPIO	State of mode select pins during reset determine the initial operating mode of the MCU. After reset, MODB and MODA can be configured as instruction queue tracking signals IPIPE1 and IPIPE0 or as general-purpose I/O pins.		
	PE5	MODA/IPIPE0/GPIO			
	PE4	ECLK/GPIO	E Clock is the output connection for the external bus clock. ECLK is used as a timing reference and for address demultiplexing.		
	PE3	$\overline{\text{LSTRB}}$ / $\overline{\text{TAGLO}}$ /GPIO	Low byte strobe (0 = low byte valid), in all modes this pin can be used as I/O. The low strobe function is the exclusive-NOR of A0 and the internal $\overline{\text{SZ8}}$ signal. (The $\overline{\text{SZ8}}$ internal signal indicates the size 16/8 access.) Pin function $\overline{\text{TAGLO}}$ used in instruction low byte tagging.		
	PE2	R/ $\overline{\text{W}}$ /GPIO	Indicates direction of data on expansion bus. Shares function with general-purpose I/O. Read/write in expanded modes.		
	PE1	$\overline{\text{IRQ}}$ /GPI	Maskable interrupt request input provides a means of applying asynchronous interrupt requests to the MCU. Either falling edge-sensitive triggering or level-sensitive triggering is program selectable (INTCR register).		
	PE0	$\overline{\text{XIRQ}}$ /GPI	The $\overline{\text{XIRQ}}$ input provides a means of requesting a nonmaskable interrupt after reset initialization. Because it is level sensitive, it can be connected to a multiple-source wired-OR network.		

Port	Pin Name	Pin Function & Priority	Description	Reset State	Pull Mode
Port K ²	PK7	$\overline{\text{ECS}}$ /ROMONE/GPIO	Emulation Chip select/ROMONE function	See Note 2	See Note 2
	PK[5:0]	XADDR[19:14]/GPIO	Expanded Addresses		
See Notes 3	BKGD ³	MODC/ $\overline{\text{TAGHI}}$ /BKGD	Pseudo_open_drain communication pin for the single-wire background debug mode. At the rising edge on RESET, the state of this pin is latched into the MODC bit to set the mode. When instruction tagging is on, a 0 at the falling edge of E tags the high half of the instruction word being read into the instruction queue.	See Note 3	See Note 3

NOTES:

1. If CAN0 is routed to PM[3:2] the SPI0 can still be used in bidirectional master mode. Refer to SPI Block Guide for details.
2. Refer to HCS12 Multiplexed External Bus Interface Block Guide for details.
3. Refer to HCS12 Background Debug Module Block Guide for details.

Section 3 Memory Map/Register Definition

3.1 Overview

This section provides a detailed description of all registers.

3.2 Module Memory Map

Table 3-1 shows the register map of the Port Integration Module.

Table 3-1 PIM_9DTB128 Memory Map

Address offset	Use	Access
\$00	Port T I/O Register (PTT)	RW
\$01	Port T Input Register (PTIT)	R
\$02	Port T Data Direction Register (DDRT)	RW
\$03	Port T Reduced Drive Register (RDRT)	RW
\$04	Port T Pull Device Enable Register (PERT)	RW
\$05	Port T Polarity Select Register (PPST)	RW
\$06	Reserved	-
\$07	Reserved	-
\$08	Port S I/O Register (PTS)	RW
\$09	Port S Input Register (PTIS)	R
\$0A	Port S Data Direction Register (DDRS)	RW
\$0B	Port S Reduced Drive Register (RDRS)	RW
\$0C	Port S Pull Device Enable Register (PERS)	RW
\$0D	Port S Polarity Select Register (PPSS)	RW
\$0E	Port S Wired-Or Mode Register (WOMS)	RW
\$0F	Reserved	-
\$10	Port M I/O Register (PTM)	RW
\$11	Port M Input Register (PTIM)	R
\$12	Port M Data Direction Register (DDRM)	RW
\$13	Port M Reduced Drive Register (RDRM)	RW
\$14	Port M Pull Device Enable Register (PERM)	RW
\$15	Port M Polarity Select Register (PPSM)	RW
\$16	Port M Wired-Or Mode Register (WOMM)	RW
\$17	Module Routing Register (MODRR)	RW
\$18	Port P I/O Register (PTP)	RW
\$19	Port P Input Register (PTIP)	R
\$1A	Port P Data Direction Register (DDRP)	RW
\$1B	Port P Reduced Drive Register (RDRP)	RW
\$1C	Port P Pull Device Enable Register (PERP)	RW
\$1D	Port P Polarity Select Register (PPSP)	RW
\$1E	Port P Interrupt Enable Register (PIEP)	RW
\$1F	Port P Interrupt Flag Register (PIFP)	RW
\$20	Port H I/O Register (PTH)	RW

\$21	Port H Input Register (PTIH)	R
\$22	Port H Data Direction Register (DDRH)	RW
\$23	Port H Reduced Drive Register (RDRH)	RW
\$24	Port H Pull Device Enable Register (PERH)	RW
\$25	Port H Polarity Select Register (PPSH)	RW
\$26	Port H Interrupt Enable Register (PIEH)	RW
\$27	Port H Interrupt Flag Register (PIFH)	RW
\$28	Port J I/O Register (PTJ)	RW ¹
\$29	Port J Input Register (PTIJ)	R
\$2A	Port J Data Direction Register (DDRJ)	RW ¹
\$2B	Port J Reduced Drive Register (RDRJ)	RW ¹
\$2C	Port J Pull Device Enable Register (PERJ)	RW ¹
\$2D	Port J Polarity Select Register (PPSJ)	RW ¹
\$2E	Port J Interrupt Enable Register (PIEJ)	RW ¹
\$2F	Port J Interrupt Flag Register (PIFJ)	RW ¹
\$30 – \$3F	Reserved	-

NOTES:

1. Write access not applicable for one or more register bits. Please refer to detailed signal description.

NOTE: *Register Address = Base Address + Address Offset, where the Base Address is defined at the MCU level and the Address Offset is defined at the module level.*

3.3 Register Descriptions

The following table summarizes the effect on the various configuration bits, data direction (DDR), output level (I/O), reduced drive (RDR), pull enable (PE), pull select (PS) and interrupt enable (IE) for the ports. The configuration bit PS is used for two purposes:

1. Configure the sensitive interrupt edge (rising or falling), if interrupt is enabled.
2. Select either a pull-up or pull-down device if PE is active.

Table 3-2 Pin Configuration Summary

DDR	IO	RDR	PE	PS	IE ¹	Function	Pull Device	Interrupt
0	X	X	0	X	0	Input	Disabled	Disabled
0	X	X	1	0	0	Input	Pull Up	Disabled
0	X	X	1	1	0	Input	Pull Down	Disabled
0	X	X	0	0	1	Input	Disabled	falling edge
0	X	X	0	1	1	Input	Disabled	rising edge
0	X	X	1	0	1	Input	Pull Up	falling edge
0	X	X	1	1	1	Input	Pull Down	rising edge
1	0	0	X	X	0	Output, full drive to 0	Disabled	Disabled
1	1	0	X	X	0	Output, full drive to 1	Disabled	Disabled
1	0	1	X	X	0	Output, reduced drive to 0	Disabled	Disabled
1	1	1	X	X	0	Output, reduced drive to 1	Disabled	Disabled
1	0	0	X	0	1	Output, full drive to 0	Disabled	falling edge
1	1	0	X	1	1	Output, full drive to 1	Disabled	rising edge
1	0	1	X	0	1	Output, reduced drive to 0	Disabled	falling edge
1	1	1	X	1	1	Output, reduced drive to 1	Disabled	rising edge

NOTES:

1. Applicable only on port P, H and J.

NOTE: All bits of all registers in this module are completely synchronous to internal clocks during a register read.

3.3.1 Port T Registers

Address Offset: \$__00

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PTT7	PTT6	PTT5	PTT4	PTT3	PTT2	PTT1	PTT0
Write:	PTT7	PTT6	PTT5	PTT4	PTT3	PTT2	PTT1	PTT0
ECT:	IOC7	IOC6	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-1 Port T I/O Register (PTT)

Read:Anytime.

Write:Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

Address Offset: \$__01

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PTIT7	PTIT6	PTIT5	PTIT4	PTIT3	PTIT2	PTIT1	PTIT0
Write:								
Reset:	-	-	-	-	-	-	-	-

 = Reserved or unimplemented

Figure 3-2 Port T Input Register (PTIT)

Read:Anytime.

Write:Never, writes to this register have no effect.

This register always reads back the status of the associated pins. This can also be used to detect overload or short circuit conditions on output pins.

Address Offset: \$__02

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRT7	DDRT6	DDRT5	DDRT4	DDRT3	DDRT2	DDRT1	DDRT0
Write:								
Reset:	0	0	0	0	0	0	0	0

 = Reserved or unimplemented

Figure 3-3 Port T Data Direction Register (DDRT)

Read:Anytime.

Write:Anytime.

This register configures each port T pin as either input or output.

The ECT forces the I/O state to be an output for each timer port associated with an enabled output compare. In these cases the data direction bits will not change.

The DDRT bits revert to controlling the I/O direction of a pin when the associated timer output compare is disabled.

The timer input capture always monitors the state of the pin.

DDRT[7:0] — Data Direction Port T

1 = Associated pin is configured as output.

0 = Associated pin is configured as input.

Due to internal synchronization circuits, it can take up to 2 bus cycles until the correct value is read on PTT or PTIT registers, when changing the DDRT register.




Figure 3-4 Port T Reduced Drive Register (RDRT)

Read:Anytime.

Write:Anytime.

This register configures the drive strength of each port T output pin as either full or reduced. If the port is used as input this bit is ignored.

RDRT[7:0] — Reduced Drive Port T

1 = Associated pin drives at about 1/6 of the full drive strength.

0 = Full drive strength at output.




Figure 3-5 Port T Pull Device Enable Register (PERT)

Read:Anytime.

Write:Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input. This bit has no effect if the port is used as output. Out of reset no pull device is enabled.

PERT[7:0] — Pull Device Enable Port T

1 = Either a pull-up or pull-down device is enabled.

0 = Pull-up or pull-down device is disabled.

Address Offset: \$__05

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PPST7	PPST6	PPST5	PPST4	PPST3	PPST2	PPST1	PPST0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-6 Port T Polarity Select Register (PPST)

Read:Anytime.

Write:Anytime.

This register selects whether a pull-down or a pull-up device is connected to the pin.

PPST[7:0] — Pull Select Port T

1 = A pull-down device is connected to the associated port T pin, if enabled by the associated bit in register PERT and if the port is used as input.

0 = A pull-up device is connected to the associated port T pin, if enabled by the associated bit in register PERT and if the port is used as input.

3.3.2 Port S Registers

Address Offset: \$__08

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PTS7	PTS6	PTS5	PTS4	PTS3	PTS2	PTS1	PTS0
Write:								
SPI/SCI	SS0	SCK0	MOSI0	MISO0	TXD1	RXD1	TXD0	RXD0
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-7 Port S I/O Register (PTS)

Read:Anytime.

Write:Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

The SPI pins (PS[7:4]) configuration is determined by several status bits in the SPI module. *See chapter SPI for details.*

The SCI ports associated with transmit pins 3 and 1 are configured as outputs if the transmitter is enabled. The SCI pins associated with receive pins 2 and 0 are configured as inputs if the receiver is enabled. *See chapter SCI for details.*

Address Offset: \$__09

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PTIS7	PTIS6	PTIS5	PTIS4	PTIS3	PTIS2	PTIS1	PTIS0
Write:								
Reset:	-	-	-	-	-	-	-	-

 = Reserved or unimplemented

Figure 3-8 Port S Input Register (PTIS)

Read:Anytime.

Write:Never, writes to this register have no effect.

This register always reads back the status of the associated pins. This also can be used to detect overload or short circuit conditions on output pins.

Address Offset:\$__0A

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRS7	DDRS6	DDRS5	DDRS4	DDRS3	DDRS2	DDRS1	DDRS0
Write:								
Reset:	0	0	0	0	0	0	0	0

 = Reserved or unimplemented

Figure 3-9 Port S Data Direction Register (DDRS)

Read:Anytime.

Write:Anytime.

This register configures each port S pin as either input or output

If SPI is enabled, the SPI determines the pin direction. *For details see SPI specification.*

If the associated SCI transmit or receive channel is enabled this register has no effect on the pins. The pin is forced to be an output if a SCI transmit channel is enabled, it is forced to be an input if the SCI receive channel is enabled.

The DDRS bits revert to controlling the I/O direction of a pin when the associated channel is disabled.

DDRS[7:0] — Data Direction Port S

1 = Associated pin is configured as output.

0 = Associated pin is configured as input.

Due to internal synchronization circuits, it can take up to 2 bus cycles until the correct value is read on PTS or PTIS registers, when changing the DDRS register.

Address Offset: \$__0B

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	RDRS7	RDRS6	RDRS5	RDRS4	RDRS3	RDRS2	RDRS1	RDRS0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-10 Port S Reduced Drive Register (RDRS)

Read:Anytime.

Write:Anytime.

This register configures the drive strength of each port S output pin as either full or reduced. If the port is used as input this bit is ignored.

RDRS[7:0] — Reduced Drive Port S

1 = Associated pin drives at about 1/6 of the full drive strength.

0 = Full drive strength at output.

Address Offset: \$__0C

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PERS7	PERS6	PERS5	PERS4	PERS3	PERS2	PERS1	PERS0
Write:								
Reset:	1	1	1	1	1	1	1	1



= Reserved or unimplemented

Figure 3-11 Port S Pull Device Enable Register (PERS)

Read:Anytime.

Write:Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input or as output in wired-or (open drain) mode. This bit has no effect if the port is used as push-pull output. Out of reset a pull-up device is enabled.

PERS[7:0] — Pull Device Enable Port S

1 = Either a pull-up or pull-down device is enabled.

0 = Pull-up or pull-down device is disabled.




Figure 3-12 Port S Polarity Select Register (PPSS)

Read:Anytime.

Write:Anytime.

This register selects whether a pull-down or a pull-up device is connected to the pin.

PPSS[7:0] — Pull Select Port S

- 1 = A pull-down device is connected to the associated port S pin, if enabled by the associated bit in register PERS and if the port is used as input.
- 0 = A pull-up device is connected to the associated port S pin, if enabled by the associated bit in register PERS and if the port is used as input or as wired-or output.




Figure 3-13 Port S Wired-Or Mode Register (WOMS)

Read:Anytime.

Write:Anytime.

This register configures the output pins as wired-or. If enabled the output is driven active low only (open-drain). A logic level of “1” is not driven. It applies also to the SPI and SCI outputs and allows a multipoint connection of several serial modules. This bit has no influence on pins used as inputs.

WOMS[7:0] — Wired-Or Mode Port S

- 1 = Output buffers operate as open-drain outputs.
- 0 = Output buffers operate as push-pull outputs.

3.3.3 Port M Registers

Address Offset: \$__10

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PTM7	PTM6	PTM5	PTM4	PTM3	PTM2	PTM1	PTM0
Write:	PTM7	PTM6	PTM5	PTM4	PTM3	PTM2	PTM1	PTM0
BF:	BF_PSLM	BF_PERR	BF_PROK	BF_PSYN	TX_BF	RX_BF		
CAN:	TXCAN4	RXCAN4	TXCAN0	RXCAN0	TXCAN1	RXCAN1	TXCAN0	RXCAN0
BDLC							TXB	RXB
CAN0					TXCAN0	RXCAN0		
CAN4			TXCAN4	RXCAN4				
SPI0			SCK0	MOSI0	SS0	MISO0		
Reset	0	0	0	0	0	0	0	0


 = Reserved or unimplemented

Figure 3-14 Port M I/O Register (PTM)

Read:Anytime.

Write:Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

PM[7:6]

The Byteflight function (BF_PSLM and BF_PERR) takes precedence over the CAN4 and the general purpose I/O function if the Byteflight module and the associated output function are enabled. *Refer to Byteflight Block Guide for details.*

The CAN4 function (TXCAN4 and RXCAN4) takes precedence over the general purpose I/O function if the CAN4 module is enabled. *Refer to MSCAN Block Guide for details.*

PM[5:4]

The Byteflight function (BF_PROK and BF_PSYN) takes precedence over the CAN0, CAN4, the SPI0 and the general purpose I/O function if the Byteflight module and the associated output function are enabled. *Refer to Byteflight Block Guide for details.*

The CAN0 function (TXCAN0 and RXCAN0) takes precedence over the CAN4, the SPI0 and the general purpose I/O function if the CAN0 module is enabled. *Refer to MSCAN Block Guide for details.*

The CAN4 function (TXCAN4 and RXCAN4) takes precedence over the SPI0 and general purpose I/O function if the CAN4 module is enabled. *Refer to MSCAN Block Guide for details.*

The SPI0 function (SCK0 and MOSI0) takes precedence of the general purpose I/O function if the SPI0 is enabled. *Refer to SPI Block Guide for details.*

PM[3:2]

The Byteflight function (TX_BF and RX_BF) takes precedence over the CAN1, CAN0, the SPI0 and the general purpose I/O function if the Byteflight module is enabled. *Refer to Byteflight Block Guide for details.*

The CAN1 function (TXCAN1 and RXCAN1) takes precedence over the CAN0, the SPI0 and the general purpose I/O function if the CAN1 module is enabled. *Refer to MSCAN Block Guide for details.*

The SPI0 function ($\overline{SS0}$ and MISO0) takes precedence of the general purpose I/O function if the SPI0 is enabled. *Refer to SPI Block Guide for details.*

PM[1:0]

The CAN0 function (TXCAN0 and RXCAN0) takes precedence over the BDLC and the general purpose I/O function if the CAN0 module is enabled. *Refer to MSCAN Block Guide for details.*

The BDLC function (TXB and RXB) takes precedence over the general purpose I/O function associated if enabled. *Refer to BDLC Block Guide for details.*




Figure 3-15 Port M Input Register (PTIM)

Read:Anytime.

Write:Never, writes to this register have no effect.

This register always reads back the status of the associated pins. This can also be used to detect overload or short circuit conditions on output pins.




Figure 3-16 Port M Data Direction Register (DDRM)

Read:Anytime.

Write:Anytime.

This register configures each port M pin as either input or output.
The Byteflight/CAN/BDLC forces the I/O state to be an output for each port line associated with an

enabled output (TX_BF, BF_PSYN, BF_PROK, BF_PERR, BF_SLM, TXCAN[4,1:0], TXB). It also forces the I/O state to be an input for each port line associated with an enabled input (RX_BF, RXCAN[4,1:0], RXB). In those cases the data direction bits will not change.

The DDRM bits revert to controlling the I/O direction of a pin when the associated peripheral module is disabled.

DDRM[7:0] — Data Direction Port M

1 = Associated pin is configured as output.

0 = Associated pin is configured as input.

Due to internal synchronization circuits, it can take up to 2 bus cycles until the correct value is read on PTM or PTIM registers, when changing the DDRM register.

Address Offset: \$__13

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	RDRM7	RDRM6	RDRM5	RDRM4	RDRM3	RDRM2	RDRM1	RDRM0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-17 Port M Reduced Drive Register (RDRM)

Read:Anytime.

Write:Anytime.

This register configures the drive strength of each port M output pin as either full or reduced. If the port is used as input this bit is ignored.

RDRM[7:0] — Reduced Drive Port M

1 = Associated pin drives at about 1/6 of the full drive strength.

0 = Full drive strength at output.

Address Offset: \$__14

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PERM7	PERM6	PERM5	PERM4	PERM3	PERM2	PERM1	PERM0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-18 Port M Pull Device Enable Register (PERM)

Read:Anytime.

Write:Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input or wired-or output. This bit has no effect if the port is used as push-pull output. Out of reset no pull device is enabled.

PERM[7:0] — Pull Device Enable Port M
1 = Either a pull-up or pull-down device is enabled.
0 = Pull-up or pull-down device is disabled.




Figure 3-19 Port M Polarity Select Register (PPSM)

Read:Anytime.

Write:Anytime.

This register selects whether a pull-down or a pull-up device is connected to the pin. If Byteflight is active a pull-up device can be activated on the RX_BF input but not a pull-down; if CAN is active a pull-up device can be activated on the RXCAN[4,1:0] inputs, but not a pull-down. If BDLC is active a pull-down device can be activated on the RXB pin but not a pull-up.

PPSM[7:0] — Pull Select Port M
1 = A pull-down device is connected to the associated port M pin, if enabled by the associated bit in register PERM and if the port is used as a general purpose or BDLC input but not as RXCAN.
0 = A pull-up device is connected to the associated port M pin, if enabled by the associated bit in register PERM and if the port is used as general purpose, Byteflight or RXCAN input but not as BDLC.




Figure 3-20 Port M Wired-Or Mode Register (WOMM)

Read:Anytime.

Write:Anytime.

This register configures the output pins as wired-or. If enabled the output is driven active low only (open-drain). A logic level of “1” is not driven. It applies also to the Byteflight, CAN and BDLC outputs and allows a multipoint connection of several serial modules. This bit has no influence on pins used as inputs.

WOMM[7:0] — Wired-Or Mode Port M

1 = Output buffers operate as open-drain outputs.

0 = Output buffers operate as push-pull outputs.

Address Offset: \$__17

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	0	0	MODRR5	MODRR4	MODRR3	MODRR2	MODRR1	MODRR0
Write:								
Reset:	0	0	0	0	0	0	0	0


 = Reserved or unimplemented

Figure 3-21 Module Routing Register (MODRR)

Read:Anytime.

Write:Anytime.

This register configures the re-routing of CAN0, CAN4, SPI0 and SPI1 on defined port pins.

MODRR[1:0] — CAN0 Routing

Table 3-3 CAN0 Routing

MODRR[1]	MODRR[0]	RXCAN0	TXCAN0
0	0	PM0	PM1
0	1	PM2	PM3
1	0	PM4	PM5
1	1	PJ6	PJ7

MODRR[3:2] — CAN4 Routing

Table 3-4 CAN4 Routing

MODRR[3]	MODRR[2]	RXCAN4	TXCAN4
0	0	PJ6	PJ7
0	1	PM4	PM5
1	0	PM6	PM7
1	1	Reserved	

MODRR[4] — SPI0 Routing

Table 3-5 SPI0 Routing

MODRR[4]	MISO0	MOSI0	SCK0	$\overline{SS}0$
0	PS4	PS5	PS6	PS7
1	PM2	PM4	PM5	PM3

MODRR[5] — SPI1 Routing

Table 3-6 SPI1 Routing

MODRR[5]	MISO1	MOSI1	SCK1	SS1
0	PP0	PP1	PP2	PP3
1	PH0	PH1	PH2	PH3

3.3.4 Port P Registers

Address Offset: \$__18

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PTP7	PTP6	PTP5	PTP4	PTP3	PTP2	PTP1	PTP0
Write:								
PWM:	PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1	PWM0
SPI:					SS1	SCK1	MOSI1	MISO1
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-22 Port P I/O Register (PTP)

Read:Anytime.

Write:Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

The PWM function takes precedence over the general purpose I/O function if the associated PWM channel is enabled. While channels 6-0 are output only if the respective channel is enabled, channel 7 can be PWM output or input if the shutdown feature is enabled. *See Chapter PWM.*

The SPI function takes precedence over the general purpose I/O function associated with if enabled. *See Chapter SPI.*

If both PWM and SPI are enabled the PWM functionality takes precedence.

Address Offset: \$__19

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PTIP7	PTIP6	PTIP5	PTIP4	PTIP3	PTIP2	PTIP1	PTIP0
Write:								
Reset:	-	-	-	-	-	-	-	-



= Reserved or unimplemented

Figure 3-23 Port P Input Register (PTIP)

Read:Anytime.

Write:Never, writes to this register have no effect.

This register always reads back the status of the associated pins. This can be also used to detect overload or short circuit conditions on output pins.

Address Offset: \$__1A

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRP7	DDRP6	DDRP5	DDRP4	DDRP3	DDRP2	DDRP1	DDRP0
Write:								
Reset:	0	0	0	0	0	0	0	0


 = Reserved or unimplemented

Figure 3-24 Port P Data Direction Register (DDRP)

Read:Anytime.

Write:Anytime.

This register configures each port P pin as either input or output.

If the associated PWM channel or SPI module is enabled this register has no effect on the pins.

The PWM forces the I/O state to be an output for each port line associated with an enabled PWM7-0 channel. Channel 7 can force the pin to input if the shutdown feature is enabled.

If a SPI module is enabled, the SPI determines the pin direction. *For details see SPI specification.*

The DDRM bits revert to controlling the I/O direction of a pin when the associated PWM channel is disabled.

DDRP[7:0] — Data Direction Port P

1 = Associated pin is configured as output.

0 = Associated pin is configured as input.

Due to internal synchronization circuits, it can take up to 2 bus cycles until the correct value is read on PTP or PTIP registers, when changing the DDRP register.

Address Offset: \$__1B

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	RDRP7	RDRP6	RDRP5	RDRP4	RDRP3	RDRP2	RDRP1	RDRP0
Write:								
Reset:	0	0	0	0	0	0	0	0

 = Reserved or unimplemented

Figure 3-25 Port P Reduced Drive Register (RDRP)

Read:Anytime.

Write:Anytime.

This register configures the drive strength of each port P output pin as either full or reduced. If the port is used as input this bit is ignored.

RDRP[7:0] — Reduced Drive Port P

- 1 = Associated pin drives at about 1/6 of the full drive strength.
- 0 = Full drive strength at output.

Address Offset: \$__1C




Figure 3-26 Port P Pull Device Enable Register (PERP)

Read:Anytime.

Write:Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input. This bit has no effect if the port is used as output. Out of reset no pull device is enabled.

PERP[7:0] — Pull Device Enable Port P

- 1 = Either a pull-up or pull-down device is enabled.
- 0 = Pull-up or pull-down device is disabled.

Address Offset: \$__1D



Figure 3-27 Port P Polarity Select Register (PPSP)

Read:Anytime.

Write:Anytime.

This register serves a dual purpose by selecting the polarity of the active interrupt edge as well as selecting a pull-up or pull-down device if enabled.

PPSP[7:0] — Polarity Select Port P

- 1 = Rising edge on the associated port P pin sets the associated flag bit in the PIFP register. A pull-down device is connected to the associated port P pin, if enabled by the associated bit in register PERP and if the port is used as input.
- 0 = Falling edge on the associated port P pin sets the associated flag bit in the PIFP register. A pull-up device is connected to the associated port P pin, if enabled by the associated bit in register PERP and if the port is used as input.

Address Offset: \$__1E

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PIEP7	PIEP6	PIEP5	PIEP4	PIEP3	PIEP2	PIEP1	PIEP0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-28 Port P Interrupt Enable Register (PIEP)

Read:Anytime.

Write:Anytime.

This register disables or enables on a per pin basis the edge sensitive external interrupt associated with port P.

PIEP[7:0] — Interrupt Enable Port P

1 = Interrupt is enabled.

0 = Interrupt is disabled (interrupt flag masked).

Address Offset: \$__1F

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PIFP7	PIFP6	PIFP5	PIFP4	PIFP3	PIFP2	PIFP1	PIFP0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-29 Port P Interrupt Flag Register (PIFP)

Read:Anytime.

Write:Anytime.

Each flag is set by an active edge on the associated input pin. This could be a rising or a falling edge based on the state of the PPSP register. To clear this flag, write “1” to the corresponding bit in the PIFP register. Writing a “0” has no effect.

PIFP[7:0] — Interrupt Flags Port P

1 = Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set).

Writing a “1” clears the associated flag.

0 = No active edge pending.

Writing a “0” has no effect.

3.3.5 Port H Registers




Figure 3-30 Port H I/O Register (PTH)

Read:Anytime.

Write:Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

The SPI function takes precedence over the general purpose I/O function associated with if enabled. Refer to SPI Block Guide for details.




Figure 3-31 Port H Input Register (PTIH)

Read:Anytime.

Write:Never, writes to this register have no effect.

This register always reads back the status of the associated pins. This can also be used to detect overload or short circuit conditions on output pins.

Address Offset: \$ _22

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRH7	DDRH6	DDRH5	DDRH4	DDRH3	DDRH2	DDRH1	DDRH0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-32 Port H Data Direction Register (DDRH)

Read:Anytime.

Write:Anytime.

This register configures each port H pin as either input or output.

DDRH[7:0] — Data Direction Port H

1 = Associated pin is configured as output.

0 = Associated pin is configured as input.

Due to internal synchronization circuits, it can take up to 2 bus cycles until the correct value is read on PTH or PTIH registers, when changing the DDRH register.

Address Offset: \$ _23

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	RDRH7	RDRH6	RDRH5	RDRH4	RDRH3	RDRH2	RDRH1	RDRH0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-33 Port H Reduced Drive Register (RDRH)

Read:Anytime.

Write:Anytime.

This register configures the drive strength of each port H output pin as either full or reduced. If the port is used as input this bit is ignored.

RDRH[7:0] — Reduced Drive Port H

1 = Associated pin drives at about 1/6 of the full drive strength.

0 = Full drive strength at output.




Figure 3-34 Port H Pull Device Enable Register (PERH)

Read:Anytime.

Write:Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input. This bit has no effect if the port is used as output. Out of reset no pull device is enabled.

- PERH[7:0] — Pull Device Enable Port H
- 1 = Either a pull-up or pull-down device is enabled.
 - 0 = Pull-up or pull-down device is disabled.




Figure 3-35 Port H Polarity Select Register (PPSH)

Read:Anytime.

Write:Anytime.

This register serves a dual purpose by selecting the polarity of the active interrupt edge as well as selecting a pull-up or pull-down device if enabled.

- PPSH[7:0] — Polarity Select Port H
- 1 = Rising edge on the associated port H pin sets the associated flag bit in the PIFH register.
A pull-down device is connected to the associated port H pin, if enabled by the associated bit in register PERH and if the port is used as input.
 - 0 = Falling edge on the associated port H pin sets the associated flag bit in the PIFH register.
A pull-up device is connected to the associated port H pin, if enabled by the associated bit in register PERH and if the port is used as input.

Address Offset: \$__26

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PIEH7	PIEH6	PIEH5	PIEH4	PIEH3	PIEH2	PIEH1	PIEH0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-36 Port H Interrupt Enable Register (PIEH)

Read:Anytime.

Write:Anytime.

This register disables or enables on a per pin basis the edge sensitive external interrupt associated with port H.

PIEH[7:0] — Interrupt Enable Port H

1 = Interrupt is enabled.

0 = Interrupt is disabled (interrupt flag masked).

Address Offset: \$__27

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PIFH7	PIFH6	PIFH5	PIFH4	PIFH3	PIFH2	PIFH1	PIFH0
Write:								
Reset:	0	0	0	0	0	0	0	0



= Reserved or unimplemented

Figure 3-37 Port H Interrupt Flag Register (PIFH)

Read:Anytime.

Write:Anytime.

Each flag is set by an active edge on the associated input pin. This could be a rising or a falling edge based on the state of the PPSH register. To clear this flag, write “1” to the corresponding bit in the PIFH register. Writing a “0” has no effect.

PIFH[7:0] — Interrupt Flags Port H

1 = Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set).

Writing a “1” clears the associated flag.

0 = No active edge pending.

Writing a “0” has no effect.

3.3.6 Port J Registers




Figure 3-38 Port J I/O Register (PTJ)

Read:Anytime.

Write:Anytime.

If the data direction bits of the associated I/O pins are set to 1, a read returns the value of the port register, otherwise the value at the pins is read.

PJ[7:6]

The CAN4 function (TXCAN4 and RXCAN4) takes precedence over the IIC, the CAN0 and the general purpose I/O function if the CAN4 module is enabled. *Refer to MSCAN Block Guide for details.*

The IIC function (SCL and SDA) takes precedence over CAN0 and the general purpose I/O function if the IIC is enabled. If the IIC module takes precedence the SDA and SCL outputs are configured as open drain outputs. *Refer to IIC Block Guide for details.*

The CAN0 function (TXCAN0 and RXCAN0) takes precedence over the general purpose I/O function if the CAN0 module is enabled. *Refer to MSCAN Block Guide for details.*




Figure 3-39 Port J Input Register (PTIJ)

Read:Anytime.

Write:Never, writes to this register have no effect.

This register always reads back the status of the associated pins. This can be used to detect overload or short circuit conditions on output pins.

Address Offset: \$ _2A

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	DDRJ7	DDRJ6	0	0	0	0	DDRJ1	DDRJ0
Write:								
Reset:	0	0	-	-	-	-	0	0



= Reserved or unimplemented

Figure 3-40 Port J Data Direction Register (DDRJ)

Read:Anytime.

Write:Anytime.

This register configures each port J pin as either input or output.

The CAN forces the I/O state to be an output on PJ7 (TXCAN4) and an input on pin PJ6 (RXCAN4). The IIC takes control of the I/O if enabled. In these cases the data direction bits will not change. The DDRJ bits revert to controlling the I/O direction of a pin when the associated peripheral module is disabled.

DDRJ[7:6][1:0] — Data Direction Port J

1 = Associated pin is configured as output.

0 = Associated pin is configured as input.

Due to internal synchronization circuits, it can take up to 2 bus cycles until the correct value is read on PTJ or PTIJ registers, when changing the DDRJ register.

Address Offset: \$ _2B

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	RDRJ7	RDRJ6	0	0	0	0	RDRJ1	RDRJ0
Write:								
Reset:	0	0	-	-	-	-	0	0



= Reserved or unimplemented

Figure 3-41 Port J Reduced Drive Register (RDRJ)

Read:Anytime.

Write:Anytime.

This register configures the drive strength of each port J output pin as either full or reduced. If the port is used as input this bit is ignored.

RDRJ[7:6][1:0] — Reduced Drive Port J

1 = Associated pin drives at about 1/6 of the full drive strength.

0 = Full drive strength at output.

Address Offset: \$__2C

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PERJ7	PERJ6	0	0	0	0	PERJ1	PERJ0
Write:								
Reset:	1	1	-	-	-	-	1	1


 = Reserved or unimplemented

Figure 3-42 Port J Pull Device Enable Register (PERJ)

Read:Anytime.

Write:Anytime.

This register configures whether a pull-up or a pull-down device is activated, if the port is used as input or as wired-or output. This bit has no effect if the port is used as push-pull output. Out of reset a pull-up device is enabled.

PERJ[7:6][1:0] — Pull Device Enable Port J

1 = Either a pull-up or pull-down device is enabled.

0 = Pull-up or pull-down device is disabled.

Address Offset: \$__2D

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PPSJ7	PPSJ6	0	0	0	0	PPSJ1	PPSJ0
Write:								
Reset:	0	0	-	-	-	-	0	0


 = Reserved or unimplemented

Figure 3-43 Port J Polarity Select Register (PPSJ)

Read:Anytime.

Write:Anytime.

This register serves a dual purpose by selecting the polarity of the active interrupt edge as well as selecting a pull-up or pull-down device if enabled.

PPSJ[7:6][1:0] — Polarity Select Port J

1 = Rising edge on the associated port J pin sets the associated flag bit in the PIFJ register.

A pull-down device is connected to the associated port J pin, if enabled by the associated bit in register PERJ and if the port is used as input.

0 = Falling edge on the associated port J pin sets the associated flag bit in the PIFJ register.

A pull-up device is connected to the associated port J pin, if enabled by the associated bit in register PERJ and if the port is used as general purpose input or as IIC port.

Address Offset: \$ _2E

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PIEJ7	PIEJ6	0	0	0	0	PIEJ1	PIEJ0
Write:								
Reset:	0	0	-	-	-	-	0	0



= Reserved or unimplemented

Figure 3-44 Port J Interrupt Enable Register (PIEJ)

Read:Anytime.

Write:Anytime.

This register disables or enables on a per pin basis the edge sensitive external interrupt associated with port J.

PIEJ[7:6][1:0] — Interrupt Enable Port J

1 = Interrupt is enabled.

0 = Interrupt is disabled (interrupt flag masked).

Address Offset: \$ _2F

	Bit 7	6	5	4	3	2	1	Bit 0
Read:	PIFJ7	PIFJ6	0	0	0	0	PIFJ1	PIFJ0
Write:								
Reset:	0	0	-	-	-	-	0	0



= Reserved or unimplemented

Figure 3-45 Port J Interrupt Flag Register (PIFJ)

Read:Anytime.

Write:Anytime.

Each flag is set by an active edge on the associated input pin. This could be a rising or a falling edge based on the state of the PPSJ register. To clear this flag, write “1” to the corresponding bit in the PIFJ register. Writing a “0” has no effect.

PIFJ[7:6][1:0] — Interrupt Flags Port J

1 = Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set).

Writing a “1” clears the associated flag.

0 = No active edge pending.

Writing a “0” has no effect.

Section 4 Functional Description

4.1 General

Each pin can act as general purpose I/O. In addition the pin can act as an output from a peripheral module or an input to a peripheral module. **Table 4-1** summarizes the priority in case of multiple enabled modules trying to control a shared port.

Table 4-1 Summary of Functional Priority

Port	Priority ¹
T	ECT > GPIO
S	SCI, SPI > GPIO
M	Byteflight > CAN0 > BDLC > GPIO Byteflight > CAN1 > (routed) CAN0 > (routed) SPI0 > GPIO Byteflight > (routed) CAN0 > (routed) CAN4 > (routed) SPI0 > GPIO Byteflight > (routed) CAN4 > GPIO
P	PWM > SPI > GPIO
H	SPI > GPIO
J	CAN4 > IIC > (routed) CAN0 > GPIO
A	<i>Refer to HCS12 Multiplexed External Bus Interface Block Guide for details</i>
B	
E	
K	
BKGD pin	<i>Refer to HCS12 Background Debug Mode Block Guide for details</i>

NOTES:

1. Highest priority >... > lowest priority

A set of configuration registers is common to all ports. All registers can be written at any time, however a specific configuration might not become active.

Example:

Selecting a pull-up resistor. This resistor does not become active while the port is used as a push-pull output.

4.1.1 I/O register

This register holds the value driven out to the pin if the port is used as a general purpose I/O.

Writing to this register has only an effect on the pin if the port is used as general purpose output. When reading this address, the value of the pins is returned if the data direction register bits are set to 0.

If the data direction register bits are set to 1, the contents of the I/O register is returned. This is independent of any other configuration (**Figure 4-1**).

4.1.2 Input register

This is a read-only register and always returns the value of the pin (**Figure 4-1**).

4.1.3 Data direction register

This register defines whether the pin is used as an input or an output.

If a peripheral module controls the pin the contents of the data direction register is ignored (**Figure 4-1**).




Figure 4-1 Illustration of I/O pin functionality

4.1.4 Reduced drive register

If the port is used as an output the register allows the configuration of the drive strength.

4.1.5 Pull device enable register

This register turns on a pull-up or pull-down device.

It becomes only active if the pin is used as an input or as a wired-or output.

4.1.6 Polarity select register

This register selects either a pull-up or pull-down device if enabled.

It becomes only active if the pin is used as an input. A pull-up device can be activated if the pin is used as a wired-or output.

4.2 Port T

This port is associated with the Enhanced Capture Timer module.

In all modes, port T pins PT[7:0] can be used for either general-purpose I/O, or with the channels of the Enhanced Capture Timer.

During reset, port T pins are configured as high-impedance inputs.

4.3 Port S

This port is associated with the serial SCI and SPI modules.

In all modes, port S pins PS[7:0] can be used either for general-purpose I/O, or with the SCI and SPI subsystems.

During reset, port S pins are configured as inputs with pull-up.

The SPI pins can be re-routed. Refer to section 4.4.1.

4.4 Port M

This port is associated with the Byteflight, BDLC and 3 CAN modules.

In all modes, port M pins PM[7:0] can be used for either general purpose I/O, or with the CAN and BDLC subsystems.

By default, pins PM0 and PM1 are shared between the CAN0 and the BDLC module. If CAN0 is enabled the pins become CAN transmit and receive pins. If BLDC is enabled and CAN0 is disabled, pins become active BDLC transmit and receive pins. Pins PM2-7 are shared amongst Byteflight, CAN0, 1 and 4, and SPI0.

During reset, port M pins are configured as high-impedance inputs.

The CAN pins can be re-routed. Refer to section 4.4.1.

4.4.1 Module Routing Register

This register allows to re-route the CAN0, CAN4, SPI0 and SPI1 pins to predefined pins.

NOTE: *The purpose of the Module Routing Register is to provide maximum flexibility for future derivatives of the MC9S12DT128 with a lower number of MSCAN and SPI modules.*

Table 4-2 Implemented modules on derivatives

Number of modules	MSCAN modules			SPI modules	
	CAN0	CAN1	CAN4	SPI0	SPI1
3	X	X	X	X	X
2	X	-	X	X	X
1	X	-	-	X	-

The Byteflight module has highest priority if enabled. The CAN0 transmit and receive pin can be routed to PM[3:2] or PM[5:4] if Byteflight and CAN1 are disabled, respectively. PM[5:4] or PM[7:6] can be taken by CAN4, if Byteflight is disabled. CAN0 has priority over CAN4 if both modules are trying to access PM[5:4] at the same time.

The SPI0 pins can be routed to PM[5:2] if no other module uses these pins. If the SPI0 module is routed on PM[5:4] and used in bidirectional master mode with disabled \overline{SS} output, PM[3:2] are free to be used with Byteflight, CAN or GPIO.

The SPI1 pins can be routed to PH[3:0].

4.5 Port P

This port is associated with the PWM and one SPI modules.

In all modes, port P pins PP[7:0] can be used for either general purpose I/O, or with the PWM and SPI subsystems.

The pins are shared between the PWM channels and the SPI1 module. If the PWM is enabled the pins become PWM output channels with the exception of pin 7 which can be PWM input or output. If SPI1 is enabled and PWM is disabled, the respective pin configuration is determined by several status bits in the SPI module.

During reset, port P pins are configured as high-impedance inputs.

The SPI pins can be re-routed. Refer to section **4.4.1**.

Port P offers 8 I/O pins with edge triggered interrupt capability in wired-or fashion. The interrupt enable as well as the sensitivity to rising or falling edges can be individually configured on per pin basis. All 8 bits/pins share the same interrupt vector. Interrupts can be used with the pins configured as inputs or outputs.

An interrupt is generated when a bit in the port interrupt flag register and its corresponding port interrupt enable bit are both set. This external interrupt feature is capable to wake up the CPU when it is in STOP or WAIT mode.

A digital filter on each pin prevents pulses (**Figure 4-3**) shorter than a specified time from generating an interrupt. The minimum time varies over process conditions, temperature and voltage (**Figure 4-2** and **Table 4-3**).




Figure 4-2 Interrupt Glitch Filter on Port P, H and J (PPS=0)

Table 4-3 Pulse Detection Criteria

Pulse	Mode		
	STOP		STOP ¹
		Unit	
Ignored	$t_{\text{pulse}} \leq 3$	bus clocks	$t_{\text{pulse}} \leq t_{\text{pign}}$
Uncertain	$3 < t_{\text{pulse}} < 4$	bus clocks	$t_{\text{pign}} < t_{\text{pulse}} < t_{\text{pval}}$
Valid	$t_{\text{pulse}} \geq 4$	bus clocks	$t_{\text{pulse}} \geq t_{\text{pval}}$

NOTES:

1. These values include the spread of the oscillator frequency over temperature, voltage and process.




Figure 4-3 Pulse Illustration

A valid edge on an input is detected if 4 consecutive samples of a passive level are followed by 4 consecutive samples of an active level directly or indirectly.

The filters are continuously clocked by the bus clock in RUN and WAIT mode. In STOP mode the clock is generated by a single RC oscillator in the Port Integration Module. To maximize current saving the RC oscillator runs only if the following condition is true on any pin:

Sample count ≤ 4 and port interrupt enabled (PIE=1) and port interrupt flag not set (PIF=0).

4.6 Port H

This port is associated with the SPI1.

Port H pins PH[3:0] can be used for either general purpose I/O, or with the SPI subsystem.

During reset, port H pins are configured as high-impedance inputs.

Port H pins can be used with the routed SPI1 module. Refer to section 4.4.1.

Port H offers 8 I/O ports with the same interrupt features as port P.

Port H pins can be used with the routed SPI1 module. Refer to section 4.4.1.

4.7 Port J

This port is associated with the CAN4, CAN0 and the IIC.

Port J pins PJ[7:6] and PJ[1:0] can be used for either general purpose I/O, or with the CAN and IIC subsystems.

During reset, port J pins are configured as inputs with pull-up.

If IIC takes precedence the pins become IIC open-drain output pins.

The CAN4 pins can be re-routed. Refer to section 4.4.1.

Port J pins can be used with the routed CAN0 modules. Refer to section 4.4.1.

Port J offers 4 I/O ports with the same interrupt features as port P.

4.8 Port A, B, E, K, and BKGD pin

Most port and pin logic is located in the MEBI and BDM modules. *Refer HCS12 Multiplexed External Bus Interface and Background Debug Module Block Guides for details*

4.9 External Pin Descriptions

All ports start up as general purpose inputs on reset.

4.10 Low Power Options

4.10.1 Run Mode

No low power options exist for this module in run mode.

4.10.2 Wait Mode

No low power options exist for this module in wait mode.

4.10.3 Stop Mode

All clocks are stopped. There are however asynchronous paths to generate interrupts from STOP on port P, H and J.

Section 5 Initialization/Application Information

5.1 General

The reset values of all registers are given in the Register Description in section 3.3.

5.2 Reset Initialization

All registers including the data registers get set/reset asynchronously. **Table 5-1** summarizes the port properties after reset initialization.

Table 5-1 Port Reset State Summary

Port	Reset States				
	Data Direction	Pull Mode	Red. Drive	Wired-Or Mode	Interrupt
T	input	hiz	disabled	n/a	n/a
S	input	pull-up	disabled	disabled	n/a
M	input	hiz	disabled	disabled	n/a
P	input	hiz	disabled	n/a	disabled
H	input	hiz	disabled	n/a	disabled
J	input	pull-up	disabled	n/a	disabled
A	<i>Refer to HCS12 Multiplexed External Bus Interface Block Guide for details</i>				
B					
E					
K					
BKGD pin	<i>Refer to HCS12 Background Debug Module Block Guide for details</i>				

Section 6 Interrupts

6.1 General

Ports P, H and J generate a separate edge sensitive interrupt if enabled.

6.2 Interrupt Sources

Interrupt Source	Interrupt Flag	Local Enable	Global (CCR) Mask
Port P	PIFP[7:0]	PIEP[7:0]	I Bit
Port H	PIFH[7:0]	PIEH[7:0]	I Bit
Port J	PIFJ[7:6,1:0]	PIEJ[7:6,1:0]	I Bit

Table 6-1 Port Integration Module Interrupt Sources

NOTE: *Vector addresses and their relative interrupt priority are determined at the MCU level.*

6.3 Recovery from STOP

The PIM_9DTB128 can generate wake-up interrupts from STOP on ports P, H and J. For other sources of external interrupts refer to the respective Block Guides.

Block Guide End Sheet

**FINAL PAGE OF
56
PAGES**