

Non-Interference for a Typed Assembly Language

Ricardo Medel¹

Joint work with Adriana Compagnoni¹ and Eduardo Bonelli²


1. Dept. of Computer Science, Stevens Institute of Technology, Hoboken, NJ.
2. LIFIA, Universidad Nacional de La Plata, Buenos Aires (Argentina)

Motivations: Confidentiality

- **Secret** data should not flow to **public** channels
- Access control mechanisms do not control the propagation of data
- Enforce **confidentiality policies** on an **end-to-end** basis

Motivations: Non-interference

- **Low security** output should not be affected by **high security** input [Goguen & Meseguer 82]



Motivations: Assembly Language

High-level
source code

Compilation

Assembly code
(or other exec. code)

Information flow analysis
(non-interference) → **Ok**

Type preservation

Information flow analysis
(non-interference) → **?**

Formalizing Confidentiality Policies

- **Indicate which information is public, secret, etc.:** *decorate computational objects with security labels $\{L, H\}$*
- **Specify information flow policy:** *information may flow from low security to high security locations*

Information Flow Policy

- Information flow policy as **lattice** on security labels [Bell & LaPadula 73, Denning 76]:

$l_1 \leq l_2 \Rightarrow$ *information can flow from level l_1 to level l_2*

$$L \leq H$$

Easy to express merging/splitting requirements.


$$\mathbf{x}^{l_x} := \mathbf{y}^{l_y} + \mathbf{z}^{l_z} ; \quad l_y \cup l_z \leq l_x$$

Non-interference

- ζ -indistinguishability

$$v^{l_1} \approx_{\zeta} w^{l_2} \quad \text{iff} \quad l_1, l_2 \leq \zeta \Rightarrow v=w$$

- ζ -indist. input produces ζ -indist. output



Examples of Illegal Flows


```
yL := xH
```

explicit

```
if xH then
    yL := 1
else
    yL := 2
endif
```


implicit

Detection of Implicit Illegal Flow




```
if xH then
    yL := 1
else
    yL := 2
endif;
zL := 3
```


Detection of Implicit Illegal Flow




Detection of Implicit Illegal Flow



Detection of Implicit Illegal Flow



Detection of Implicit Illegal Flow



Restore the level **pc** had before entering
if-then-else

Difficulties with Assembly Language

- High-level control flow constructs **not** available
 - **Simulate the block structure in low-level programs**
 - **Code labels** represent the **junction points**
 - **A stack of code labels** represents the **nested block structures**

Example revisited


- Standard Translation into Assembly Language

```
L_START:  bez  r1,L1;           % if x
          mov  r2,1;         % then y:=1
          jmp  L2;
L1:       mov  r2,2;         % else y:=2
L2:       mov  r3,3;         % z:=3
          halt
```

Example revisited (cont'd)


- Standard Translation into Assembly Language

```
L_START:  bez r1,L1;  
          mov r2,1;  
          jmp L2;  
L1:      mov r2,2;  
L2:      mov r3,3;  
          halt
```



SIF Version of Example

```
L_START:  cpush L2;  
          bez r1,L1;  
          mov r2,1;  
          cjmp L2;  
L1:      mov r2,2;  
          cjmp L2;  
L2:      mov r3,3;  
          halt
```



Syntax of SIF

Program $P ::= \mathbf{eof} \mid L:P \mid i;P$

Instructions $i ::= \mathbf{halt} \mid \mathbf{jmp} L \mid \mathbf{bnz} r, L \mid \mathbf{bez} r, L$
 $\mid \mathbf{arith} r \leftarrow r \otimes r \mid \mathbf{arithi} r \leftarrow r \otimes n$
 $\mid \mathbf{load} r_d \leftarrow r_s[c] \mid \mathbf{store} r_d[n] \leftarrow r_s$
 $\mid \mathbf{cpush} L \mid \mathbf{cjmp} L$

Types in SIF

Security types

$\sigma ::= \omega^l$

Word types

$\omega ::= \text{int} \mid [\tau]$

Heap location types

$\tau ::= \sigma_1 \times \dots \times \sigma_n \mid \text{code}$

Registers Context

$\Gamma = \{r_0:\sigma_0, \dots, r_n:\sigma_n, \text{pc}:[\text{code}]^l\}$

Junction Points Stack

$\Lambda ::= \varepsilon \mid L \cdot \Lambda$

Types in SIF (cont'd)

Contexts $\Gamma \mid \Lambda$

Signature $\Sigma : \text{Code labels} \rightarrow \text{Contexts}$

$\mathbb{L}_{\text{START}} : \{r_1:\text{int}^H, r_2:\text{int}^H, \text{pc}: L\} \mid \varepsilon$ cpush L2; bez r1, L1; mov r2, 1


A program P is **well-typed** if $\Sigma(\mathbb{L}_{\text{start}}) \vdash_{\Sigma} P$

Sample typing rules: `cpush`

$l \leq \Sigma(L)$ (pc)

$\Gamma, pc: l \mid L \cdot \Lambda \vdash_{\Sigma} P$

$\Gamma, pc: l \mid \Lambda \vdash_{\Sigma} \text{cpush } L; P$



```

    if zM=0 then
      if xH=0 then
        ...
      else
        ...
      endif
    endif
    yL:=1
  
```

$pc=Low \rightarrow$ endif

Sample typing rules: `cjmp`

$$\frac{\Sigma(L) = \Gamma' \mid \Lambda \quad \Gamma'_{/pc} \subseteq \Gamma_{/pc} \quad \text{Ctx}(P) \vdash_{\Sigma} P}{\Gamma \mid L \cdot \Lambda \vdash_{\Sigma} \text{cjmp } L; P}$$

$$\text{Ctx}(L; P) = \Sigma(L)$$

$$\text{Ctx}(\text{eof}) = \{ \} \mid \varepsilon$$


Machine Configurations

Machine configuration: $M = (H, R)$

M is **type safe at u** in a well-typed program $P = p_1; \dots; p_u; \dots; p_n$ with heap type Ψ if M satisfies the typing assumptions Γ_u for the instruction p_u

A well-typed program P will be **non-interferent** if executed in a type-safe machine configuration

Verification Schema



- No **typed heap** required at type-checking

Non-Interference

ζ -indistinguishability of machine configurations:

$$M_1:\Gamma_1, \Lambda_1, \Psi_1 \approx_{P, \zeta} M_2:\Gamma_2, \Lambda_2, \Psi_2$$

Non-Interference Theorem:

$$\begin{array}{ccc} M_1:\Gamma_{start}, \Lambda_{start}, \Psi & \approx_{P, \zeta} & M_2:\Gamma_{start}, \Lambda_{start}, \Psi \\ \downarrow * & & \downarrow * \\ M'_1:\Gamma_v, \Lambda_v, \Psi_v & \approx_{P, \zeta} & M'_2:\Gamma_w, \Lambda_w, \Psi_w \end{array}$$

with M_1, M_2 type safe at L_{START} , and M'_1, M'_2 in final state.

Future Work

- Include an **execution stack** in SIF.
- **Reuse** of registers.
- **Compilation** function from a imperative language, and proof of type preservation.
- **Complexity** of typechecking.

Related work

- High Level Languages
 - Smith, Volpano & Irvine [SVI96, SV98]
 - Myers [ML97, My99]
 - Heintze & Riecke [HR98, ABHR99]
 - Sabelfeld & Sands [SS99, SS00]
 - Pottier & Conchon [PC00]
 - Banerjee & Naumann [BN05]
- Low Level Languages
 - Myers & Zdancewic [ZM01,ZM02]
 - Barthe et al [BBR04]
 - Crary et al [CKP05]



Thank you!

Non-Interference (formal)

Non-Interference Theorem:

Given a well-typed program $P = p_1; \dots; p_u; \dots; p_n$ and machines M_1, M_2 type safe at l in P with Ψ and

$$M_1 : \Gamma_1, \Lambda_1, \Psi \approx_{P, \zeta} M_2 : \Gamma_1, \Lambda_1, \Psi$$

If $M_1 \rightarrow^* M'_1$ and $M_2 \rightarrow^* M'_2$, with p_v (resp. p_w) the current instruction in M'_1 (resp. M'_2), and with both M'_1, M'_2 in final state, then

$$M'_1 : \Gamma_v, \Lambda_v, \Psi_v \approx_{P, \zeta} M'_2 : \Gamma_w, \Lambda_w, \Psi_w$$



Other channels

- Timing (including Non-Termination)
- Resource Exhaustion
- Power consumption

Other proposed solution

- A list of program points where is safe to lower the *pc* replaces the signature Σ
 - Depends on the trustworthiness of the list
 - Our type rules verify the well-formedness of Σ

Other proposed solution (cont'd)

Suppose that $pc=medium$ at position 1.

```
1.      L:    bez  r1,L1;
2.          mov  r2,1;
3.          jmp  L2;
4.      L1:    mov  r2,2;
5.      L2:    mov  r3,3;
6.          halt
```

List = $\langle(5,low)\rangle$

The pc is lowered beyond the original level. Medium-security information flows to a low-security register ($r3$).

Other proposed solution (cont'd)

```
L:      cpush L2;  
      bez r1,L1;  
      mov r2,1;  
      cjmp L2;  
L1:    mov r2,2;  
      cjmp L2;  
L2:    mov r3,3;  
      halt
```

$medium \leq \Sigma(L2) (pc) \quad \Gamma, pc:medium \mid L2 \cdot \Lambda \vdash_{\Sigma} P$

$\Gamma, pc:medium \mid \Lambda \vdash_{\Sigma} \mathbf{cpush} \ L2; P$