CHALMERS

Graphics Hardware

UlfAssarsson

Graphics hardware – why?

• Often said to be "100x" faster than CPU.

- Reason: Simple to parallelize triangle rendering :
 - over individual triangles, pixels, (even over x,y,z,w, and r,g,b,a)
 - Hardware fixed functions: clipping, rasterizer, texture filtering, fragment-merge, ...

• Current hardware:


- Triangle rasterization with programmable shading.
- Massive parallel general-purpose computations:
 - CUDA/OpenCL/Compute Shaders (~4000 ALUs)
- AI computations:
 - ~500 tensor cores, each performing a 4x4-matrix mul+add.
- GPU Ray tracing:
 - NVIDIA RTX (via OptiX, Vulcan, Microsoft DXR api)
 - Although, can write your own GPU ray-tracer (e.g., CUDA or shader based)


Perspective-correct interpolation of texture coordinates (and actually all screen-space-interpolated pervertex data)



Perspective-correct texturing

How is texture coordinates interpolated over a triangle?Linearly?





Linear interpolation

Perspective-correct interpolation

- Perspective-correct interpolation gives foreshortening effect!
- Hardware does this for you, but you need to understand this anyway!


Recall the following

Vertices are projected onto screen by non-linear transform. Hence, tex coords cannot be linearly interpolated in screen space (just like a 3Dposition cannot be).

- Perspective projection introduces a non-linear transform by the homogenization step:
 - Projection: $\mathbf{p} = \mathbf{M}\mathbf{v}$
 - After projection p_w is not 1!
 - Homogenization: $(p_x/p_w, p_y/p_w, p_z/p_w, 1)$
 - Gives (x, y, z, 1), where x, y are the screen-space coordinates and z is depth

$$\mathbf{p} = \mathbf{M}\mathbf{v} = \begin{pmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & -1/d & 0 \end{pmatrix} \begin{pmatrix} v_x \\ v_y \\ v_z \\ 1 \end{pmatrix} = \begin{pmatrix} v_x \\ v_y \\ v_z \\ -v_z/d \end{pmatrix}$$

Perspective-correct interpolation



- Linear interpolation in screen space does not work for u,v
- Why:
 - We have applied a non-linear transform to each vertex position (x/w, y/w, z/w, w/w).
 - Non-linear due to 1/w factor from the homogenisation
 - Surprisingly, we can screen-space interpolate any vertex attribute a/w (including 1/w) perspective correctly.
 - For a proof, see Jim Blinn,"W Pleasure, W Fun", IEEE Computer Graphics and Applications, p78-82, May/June 1998

• Solution:

 Interpolate (u/w, v/w, 1/w), from each vertex, where w is from homogeneous coordinate (x,y,z,w). (Screen-space coord is (x/w, y/w, z/w, 1))

• Then at each pixel, get u_i,v_i as:

$$- w_i = 1 / (1/w)$$


$$- u_i = (u/w)_i * w_i$$

 $- v_i = (v/w)_i * w_i$

 $(U_2/W_2, V_2/W_2, 1/W_2)$ $(u/w)_i$, $(v/w)_i$, $(1/w)_i$ $(u_1/w_1, v_1/w_1, 1/w_1)$ (40 mo, Vomo, 7/mo)

Shading is automatically interpolated this way too (though, not as annoying as textures). Perspective correct interpolation nowadays handled automatically by the GPU.

Perspective-correct interpolation



- Why we can screen-space interpolate an attribute a/w perspective correctly:
 - Let (x,y,z,w) be the vertex' homogeneous coordinate (after mult. with the modelViewProjectionMatrix).
 - Then (x/w, y/w, z/w, 1) is its screen-space position.
 - In screen-space, we will linearly interpolate between the vertices $\left(\frac{x_0}{w_0}, \frac{y_0}{w_0}, \frac{z_0}{w_0}\right), \left(\frac{x_1}{w_1}, \frac{y_1}{w_1}, \frac{z_1}{w_1}\right), \left(\frac{x_2}{w_2}, \frac{y_2}{w_2}, \frac{z_2}{w_2}\right).$
 - And we know we could transform back an interpolated position $\left(\frac{x_i}{w_i}, \frac{y_i}{w_i}, \frac{z_i}{w_i}\right)$ to homogeneous space if we had w_i to muliply with.
 - Hence, this interpolated position is perspectively-correct interpolated regarding
 - the screen-space z-position $\left(\frac{z_i}{w}\right)$ (of course x, and y as well). And z is not special.
 - We see that we can interpolate any value a/w correctly, if we have w_i . So, we need w_i perspective-correctly interpolated.
 - We cannot interpolate the special case w/w since that =1.To get w_i , we let a=1 to linearly interpolate 1/w. Then, we get $w_i=1/(1/w)_i$.

Overview of GPU architecture

-History / evolution

- GPU design: Several **cores** consisting of many **ALU**s (NVIDIA terminology: **Streaming Multiprocessors (SMMs)** of many **cores**
- GPU vs CPU

Take-away: bandwidth (cost of memory accesses) is a major problem


Background: Graphics hardware architectures

- Evolution of graphics hardware has started from the end of the pipeline
 - Rasterizer was put into hardware first (most performance to gain from this)
 - Then the geometry stage
 - Application will not be put into GPU hardware (?)
- Two major ways of getting better performance:
 - Pipelining
 - Parallellization
 - Combinations of these are often used

Parallellism


- "Simple" idea: compute n results in parallel, then combine results
- Not always simple
 - Try to parallelize a sorting algorithm...
 - But vertices are independent of each other, and also pixels, so simpler for graphics hardware


• Can parallellize both geometry and rasterizer stage:




CHALMERS

Department of Computer Engineering





Graphics Processing Unit - GPU



NVIDIA Geforce GTX 580

NVIDIA Maxwell (GTX 980)

Annanananananananananan

2014

SIGNARD SERVICE SERVICES STRATES ANDRESS SUBBLES SERVICES ADDRESS STREETES STREETS **WRITER** SECONDO CONSESS. **STREET** SERVICE REPORTS STREET, STREET ASSAULTS STREETS STREETS BESSESSES. SUBBRIES SUBSERVES ANALSAND DEPENDENT DEPENDENT NUMBER SABARSES SERVICE ADDRESS PARTIES. BURNNESS SHEERED BURNNESS BURNNESS REPAIRS ADDRESS STREETS DESCRIPTION BUNNESS BUSNESS SERVICE AND ADDRESS

VALUE VALUE VALUE VALUE

NAMES OF COLUMN

BARRARS SANADARS BARRARS SANADARS NAMESONS STREAMS STREAMS ADDREAMS NAMES AND ADDRESS STREETS STREETS BREAKEN ANADARAN BERERE BERERE BRANNER ANDRESS ANDRESS ANDRESS

10 11 222 11 200000

2014

NUMBERS STREETS STREETS STREETS NAMES AND ADDRESS ADDRESS ADDRESS NANANANA MANANANA MANANANA MANANANA HANNARD BANASAN SERVICE PROBABLY NAMES OF ADDRESS OF TAXABLE PARTIES. BREESE STREET NAMESAND ADDRESS STREETS DESIDENT NARABAN ADDRESS WARRAND DESCRIPTION ABBREAK BREAKS BREAKS BRANKSEN BURNNESS SERVICES STREET BURNNESS ANALYSING PROPERTY PROPERTY.

119 7 *** 119 7 *** 119 7 *** 119 7 *** 119 7 *** 119 7 *** 119 7 *** 119 7 *** ***


ANNALSA SECONDER REPORTS BANKARA BRANKSEN BRANKSEN SENSERS BRANKSEN BARRARS BARRARS MARRARS BARRARS NUMBER DESIGNATION DESIGNATION ADDRESS. **HENRY STR** ******** 33333333 3333333333 BERNSLER. NUNNAUN UNDERST BARRONN BRANNAN SANSANNA BARRONS NUMBER OF STREET, STRE BREAKS AND AND ADDRESS ---------**33333333 33333333** NUNNANA DADADAD NANNANA MANANANA MEMBANAN DEREMANAN NUMBERS SUBSESSES REPARTS ADDRESS IN SUBBRERS SUBBRERS SUBBRERS SUBBRERS NUNBERS SUBJECT SERVICE STREETS IN NUMBERS REPARTS BENESSES BERSON NAMESSAN SERVICES SERVICES SERVICES BERSONS SECTIONS INCOMES ADDRESS 8933333333 NUNNERS STATES STATES ******* ********* BARNARA WARRARD STATISTICS STREAMS NUMBER OF DESCRIPTION OF TAXABLE PARTIES. BANASSAS SERVICE ANALYMAN ANALYMAN SUBSERVE SERVICES NUMBER OF STREET, STRE NANANAN NANANANA NANANANA MANANANA BENERALS ANALYSIS BEREAM ANALYSIS REPRESENT PROPERTY. NUNNERS SERVICE REVERSE PROPERTY. MENDERSON DESIGNATION DESIGNATION DESIGNATION.

CHALMERS

16 Cores ("SMM") 2MB L2 cache 64 output pixels / clock (i.e., 64 ROPs) 2048 ALUs ("cores") ~6 Tflops

Each Core:


- 128 ALUs
- 96KB L1 cache
- 8 TexUnits
- 32 Load/Store units for access to global memory




17

NVIDIA Pascal GP100 (GTX 1080 / Titan X)

2016



Department of Computer 2016



SM

GAMER: NEXUS

ing





NVIDIA Volta GV100

2018 (Dec. 2017)



NVIDIA Volta GV100

2018



NVIDIA Turing TU102

2018


h to H

GPU: 36 cores Core: 128 ALUs => 4608 ALUs + ~550 tensor cores + 72 RT cores 18.6 billion transistors

NVIDIA Turing TU102

2018

TURING TU102



NVIDIA Ampere

GPU: 82 cores Core: 128 ALUs => 10496 ALUs + ~328 tensor cores + 82 RT cores 28.3 billion transistors



2020

NVIDL



GPC GPC BM2 GPU: 82 cores Core: 128 ALUs SM \Rightarrow 10496 ALUs ~128KB L1\$ $+ \sim 328$ tensor cores SM SM TPC GPC +82 RT cores 28.3 billion transistors **NVLink NVLink** 26

Graphics Hardware History

Direct View Storage Tube:

- Created by Tektronix (early 70's)
 - -First with "frame buffer" (moveto/lineto)
 - -Did not require constant refresh
 - -Standard interface to computers
 - Allowed for standard software
 - Plot3D in Fortran
 - -Relatively inexpensive
 - Opened door to use of computer graphics for CAD community
 - 4096 * 4096 addressable points (4096 * 3120 viewable).



Graphics Hardware History - functionality

- 80's:
 - linear interpolation of color over a scanline
 - Vector graphics
- 91' Super Nintendo, Neo Geo,
 - Rasterization of 1 single 3D rectangle per frame (FZero)
- 95-96': Playstation 1, 3dfx Voodoo 1
 - Rasterization of whole triangles (Voodoo 2, 1998)
- 99' Geforce (256)
 - Transforms and Lighting (geometry stage)
- 02' 3DLabs WildCat Viper, P10
 - Pixel shaders, integers,
- 02' ATI Radion 9700, GeforceFX
 - Vertex shaders and **Pixel shaders** with floats
- 06' Geforce 8800
 - Geometry shaders, integers and floats, logical operations
- Then: More general multiprocessor systems, higher SIMD-width, more cores
- 09' Tesselation Shaders (Direct3D '09, OpenGL '10)
- 17' Tensor cores
- 18' RT cores, Mesh Shaders






Graphics Hardware History - specs

2001 • In GeForce3: 600-800 pipeline stages! 57 million transistors

– First Pentium IV: 20 stages, 42 million transistors,

• Evolution of cards:

- 2004 X800 165M transistors
- 2005 X1800 320M trans, 625 MHz, 750 Mhz mem, 10Gpixels/s, 1.25G verts/s
- 2004 GeForce 6800: 222 M transistors, 400 MHz, 400 MHz core/550 MHz mem
- 2005 GeForce 7800: 302M trans, 13Gpix/s, 1.1Gverts/s, bw 54GB/s, 430 MHz core,mem 650MHz(1.3GHz)
- 2006 GeForce 8800: 681M trans, 39.2Gpix/s, 10.6Gverts/s, bw:103.7 GB/s, 612 MHz core (1500 for shaders), 1080 MHz mem (effective 2160 MHz), GDDR3
- 2008 Geforce 280 GTX: 1.4G trans, 65nm, 602/1296 MHz core, 1107(*2)MHz mem, 142GB/s, 48Gtex/s
- 2007 ATI Radeon HD 5870: 2.15G trans, 153GB/s, 40nm, 850 MHz, GDDR5, 256bit mem bus,
- 2010 Geforce GTX480: 3Gtrans, 700/1401 MHz core, Mem (1.848G(*2)GHz), 177.4GB/s, 384bit mem bus, 40Gtexels/s
- 2011 GXT580: 3Gtrans, 772/1544, Mem: 2004/4008 MHz, 192.4GB/s, GDDR5, 384bit mem bus, 49.4 Gtex/s
- 2012 GTX680: 3.5Gtrans (7.1 for Tesla), 1006/1058, 192.2GB/s, 6GHz GDDR5, 256-bit mem bus.
- 2013 GTX780: 7.1G, core clock: 837MHz, 336 GB/s, Mem clock: 6GHz GDDR5, 384-bit mem bus
- 2014 GTX980: 7.1G?, core clock: ~1200MHz, 224GB/s, Mem clock: 7GHz GDDR5, 256-bit mem bus
- 2015 GTX Titan X: 8Gtrans, core clock: ~1000MHz, 336GB/s, Mem clock: 7GHz GDDR5, 384-bit mem bus
- 2016 Titan X: 12/15Gtrans, core clock: ~1500MHz, <u>480GB/s, Mem clock: 10Gbps GDDR5X</u>, 4096-HBM2
- 2018 Nvidia Volta: 21.1Gtrans, core clock: ~1500MHz, 900GB/s, Mem: 4096-bit HBM2, (or GDDR6)
- 2020 Nvidia Ampere: 54 Gtrans, ~1500MHz, 1500GB/s, Mem: 4096-bit HBM2, (or 900BG/s GDDR6)
 Lesson learned: #trans doubles ~per 2 years. Core clock increases slowly. Mem clock –increases with new technology DDR2, DDR3, GDDR5/6, HBM2 and with more memory busses (à 64-bit). Now stacked.
 - We want as fast memory as possible! Why?
 - Parallelization can cover for slow core clock. Parallelization more energy efficient than high clock frequency; power consumption proportional to freq².
 - Memory transfers often the bottleneck




- ~10.500 ALUs à 1 float.op/clock => 42KB/clock cycle
- ~1.7GHz core clock => 71 TB/s request

We have ~1TB/s. Hence, would need to do ~70 computations between each RAM–read/write. Ameliorated by L1\$ + L2\$ + latency hiding (warp switching) but still a main problem!

Intel's Sandybridge / Haswell / Broadwell

CPU – 2014-2016



- 21500 vs 768 GB/s ≈ 30x diff.
- You could say bandwith is 2 orders of magnitude more important on GPU than CPU, due to parallelism.

1 – 8 cores à 8 SIMD floats

- 8 cores à 8 floats
- ⇒ We want 256 bytes/clock (e.g. from RAM).
- 3GHz CPU => 768 GByte/s.
 (In addition both for GPU & CPU x2, since:

r1 = r2 + r3;)

We only have 30-68 GB/s.

Solved by \$-hierarchy +

registers + thread switching

Memory bandwidth usage is huge!!

- On top of that bandwith usage is never 100%.
- However, there are many techniques to reduce bandwith usage:
 - Texture caching with prefetching
 - Texture compression
 - Hierarchical Z-occlusion testing
 - E.g., for every 8x8 pixel block of frame buffer, store its z_{min} , z_{max} .
 - If triangle is behind pixel block, skip rasterize it.
 - If triangle is in front, skip accessing 8x8 individual z-values.



Taxonomy of hardware design

for how to resynchronize (sort) parallelized work.


Outputs to frame buffers must respect incoming triangle order.

Take-aways: Sort-first, Sort-middle, Sort-Last Fragment, Sort-Last Image

Taxonomy of Hardware

- We can do many computations in parallel:
 - Pixel shading, vertex shading, geometry shading
- But result on screen must be as if each triangle were rendered one by one in their incoming order (according to OpenGL spec)
 - I.e., for every pixel, the rasterized fragments must be merged to the buffers in the original input triangle order
 - E.g., for blending/transparency, (z-culling + stencil test)
- Hence, results need to be sorted somewhere before reaching the screen...

Taxonomy of hardware Need to sort the results of the parallelization



 Will describe these briefly. Sort-last fragment (and sort middle) are most common in
 commercial hardware


Sorting/dividing work to parallel execution units.

Sort-First

- Sorts primitives before geometry stage
 - Screen in divided into large regions
 - Blocks or scanlines
 - A separate pipeline is responsible for each region (or many)
- Not explored much at all, since:
 - Poor load balancing if uneven triangle distribution between regions.
 - Vertex shader can change triangle position




- A fragment is all the generated information for a pixel on a triangle
- FG is Fragment Generation (finds which pixels are inside triangle)
- FM is Fragment Merge (merges the created fragments with various buffers (Z, color))




Sort-Middle

- Sorts between G and R
- Pretty natural, since after G, we know the screen-space positions of the triangles
- Older/cheaper hardware uses this
 - Examples include InfiniteReality (from SGI) KYRO architecture (from Imagination)
- Spread work arbitrarily among G's
- Then depending on screen-space position, sort to different R's
 - Screen can be split into "tiles". For example:
 - Rectangular blocks (8x8 pixels)
 - Every n scanlines
- The R is responsible for rendering inside tile
- Bads (same as Sort-First):
 - A triangle can be sent to many FG's depending on overlap (over tiles)
 - May give poor load balancing if triangles are unevenly distributed over the screen tiles




Sort-Last Fragment

- Sorts betwen FG and FM
- Most graphics cards use this.
 - Each pixel block responsible for sorting its fragments.
 - No need for redundant rasterization
 - \Rightarrow Hence cheaper to have small pixel blocks
 - \Rightarrow Better for load balancy
- Again spread work among G's
- The generated work is sent to FG's
- Then sort fragments to FM's
 - An FM is responsible for a tile of pixels
- A triangle fragment is only sent to one FG, so this avoids doing the same work twice
- (Bad: many more fragments to sort than triangles)




Sort-Last Image

- Sorts after entire pipeline
- So each FG & FM has a separate frame buffer for entire screen (Z and color)
 - Typically: one whole graphics card per pipeline.



- After all primitives have been sent to the pipeline, the z-buffers and color buffers are merged into one color buffer
- Can be seen as a set of independent pipelines
- Huge memory requirements!
- Used in research, but not much commerically.
- Problematic for transparency.

Functional layout of the graphics pipeline and relation to a graphics card:





The history implies the future


- Cell 2005, Sony Playstation 3
 - 8 cores à 4-float SIMD, 256KB L2 cache/core, 3.2 GHz
- NVIDIA 8800 GTX Nov 2006
 - 16 cores à 8-float SIMD (GTX 280 30 cores à 8, june '08)
 - 16 KB L1 cache, 64KB L2 cache
 - 1.2-1.625 GHz
- NVIDIA Fermi GF100 2010, (GF110 2011)
 - 16 cores à 2x16-float SIMD (1x16 double SIMD)
 - 16/48 KB L1 cache, 768 KB L2 cache
- NVIDIA Kepler 2012 16 cores à 2x3x16=96 float SIMD
- NVIDIA Kepler 2013 16 cores à 2x6x16=192 float SIMD
- NVIDIA Titan X 2016 60 cores à 2x4x8=64 float SIMD
- NVIDIA Volta 2018 84 cores à 64 float SIMD + tensor cores (16-bit matrix mul+add)
 NVIDIA Turing 2018 36 cores à 128 float SIMD + ~550 tensor cores (16-bit matrix mul+add) + 72 RT cores
- NVIDIA Ampere 2020 82 cores à 128 ALUs + ~328 tensor cores + 82 RT cores

If we have time...


How create efficient GPU programs?

Answer: coallesced memory accesses


Graphics Processing Unit - GPU




Graphics Processing Unit - GPU



Beyond Programmable Shading



Beyond Programmable Shading




Low level APIs for GPU programming

• CUDA

- C++ compiler
- Works best for NVIDIA GPUs
- CUDA SDK
 - Numerous examples and documentation (most for single GPU)
 - Has most functionality
- OpenCL
 - C compiler
 - Platform independent
 - AMD
 - NVIDIA
 - Less control/functionality than CUDA
- Compute Shaders (DirectX, OpenGL).

CUDA

- A kernel (=CUDA program) is executed by 100:s-1M:s threads
 - A "warp" = 32 threads, one thread per ALU
 - Warps (one to ~32) are grouped into one block



Read whole cache blocks (128 bytes)


• Global mem accesses.

• One transaction:

Bandwidth to GPU RAM is the most precious resource, so two transactions is often bad.

Fermi:

• Two transactions:



Aligned and non-sequential									
Addresses:	96	128	160	192	224	256	288		
Threads:		0				31			
Compute capability:		ility: 1	.0 and 1.1 1.2 and 1.3		2.0				
Memory tr	ansacti	ions:	Uncached			Cached			
			32B at 128		4B at 128	1 x 1288	3 at 128		
		8 X	32B at 160 32B at 192		4B at 192				
			32B at 224						




Figure G-1. Examples of Global Memory Accesses by a Warp, 4-Byte Word per Thread, and Associated Memory Transactions Based on Compute Capability


Efficient Programming

- If your program can be constructed this way, you are a winner!
- More often possible than anticipated

9

5

- Stream compaction
- Prefix sums
- Sorting



Fermi: 16 multi-processors à 2x16 SIMD width


5 100 1 63 79

19 63 79 100

Beyond Programmable Shading


CHALMERS


Department of Computer Engineering





Shaders and coallesced memory accesses

- Each core (e.g. 192-SIMD) executes the same instruction per clock cycle for either a:
 - Vertex shader:
 - E.g. 192 vertices
 - Geometry shader
 - E.g. 192 triangles
 - Fragment shader:
 - E.g. 192 pixels
 in blocks of at least 2x2 pixels
 (to compute texture filter derivatives) .
 Here is an example of blocks
 4x8 = 32 pixels:
- However, many architectures can execute different instructions, of the same shader, for different warps (warp = group of 32 ALUs)











Shaders and coallesced memory accesses


 For mipmap-filtered texture lookups in a fragment shader, this can provide coallesced memory accesses.

GPU							
Core 1	Core 2	0 0 0	Core 16				
L1 \$	L1 \$		L1 \$				









Thread utilization

- Each core executes one program (=shader)
- Each of the 192 ALUs execute one "thread" (a shader for a vertex or fragment)
- Since the core executes the same instruction for at least 32 threads (as far as the programmer is concerned)...
- If (...)

 Then, a = b + c;
 The core must execute both paths if any of the 32 threads need the if and else-path.

 Else

 a = c + d;

 But not if all need the same path.

Summary

Need to know:

 Perspective correct interpolation (e.g. for textures)

Taxonomy:

- Sort first
- sort middle
- sort last fragment
- sort last image
- Bandwidth


58

- Why it is a problem and how to "solve" it
 - L1 / L2 caches
 - Texture caching with prefetching, (warp switching)
 - Texture compression, Z-compression, Z-occlusion testing (HyperZ)
- Be able to sketch the functional blocks and relation to hardware for a modern graphics card (next slide→)

Linearly interpolate $(u_i/w_i, v_i/w_i, 1/w_i)$ in screenspace from each triangle vertex i. Then at each pixel:

$$u_{ip} = (u/w)_{ip} / (1/w)_{ip}$$
$$v_{ip} = (v/w)_{ip} / (1/w)_{ip}$$

where ip = screen-space interpolated value from the triangle vertices.



CHALMERS

Department of Computer Engineering

