

Parallel and Distributed Systems: Clock Synchronization

## Contents

- General
- Types of Synchronisation
- Faults and problems to cope with
- Example algorithms
- Transmission delays
- Derivation of criterion $\mathrm{n}>3 \mathrm{~m}$
- Derivation of clock precision


Parallel and Distributed Systems: Clock Synchronization

## Clock Synchronization

- Internal vs. External
- Master-Slave vs. Distributed
- Hardware vs. software


## Synchronization Goals:

- High Precision -Small deviation, or skew, between clocks
- High Accuracy - Small deviation to external time
- Monotonic and "Continuous" time

Parallel and Distributed Systems: Clock Synchronization

## Clock drift

```
\(\left|\frac{d}{d t} C_{i}-1\right|<\rho\)
or
\((1-\rho)\left(t_{2}-t_{1}\right) \leq t_{2}-t_{1} \leq(1+\rho)\left(t_{2}-t_{1}\right)\)
```

- Why should clock drift be small?

Generally: All users of the clock service require a certain accuracy \& precision
=> Clock synchronization must be performed more often with large drift

VTD Electronics and Software

## How often should we re-synchronize?

- $\rho$ : A rate deviation from external time ( $\mathrm{s} / \mathrm{s}$ )
- R: Time between synchronizations
- $\Delta_{s}$ : Precision after synchronization

Skew increase by R*2 $\rho$ between two synchronizations
$\Rightarrow$ Choose R so that $\Delta_{\mathrm{s}}+\mathrm{R}^{*} 2 \rho<$ Req. precision

VTD Electronics and Software

Parallel and Distributed Systems: Clock Synchronization

## How often should we re-synchronize?

- Loosely coupled systems:
- Inaccurate, expensive clock readings=> Use high accuracy clocks, synchronize seldom
- Tightly coupled systems:
- Accurate clock readings=>

Use low accuracy clocks and synchronize often ( $\Delta_{s}+R^{*} 2 \rho<$ Req. precision)

## Rate adjustment

- Clock rate is adjusted
- Required adjustment: $\Delta$
- Time between adjustments: R
=> Adjust rate with $\Delta / R$

VTD Electronics and Software

Parallel and Distributed Systems: Clock Synchronization

## Oscillators

- Inverters
- RC oscillators $10^{-3}$
- Quartz oscillators $10^{-6}$




## Parallel and Distributed Systems: Clock Synchronization

## Full connectivity not required

A cluster is fully connected internally and connected to at least one clock in each cluster
$p_{i}+M-1 \geq 3 m+1$
"Number of Clock inputs > 3 times number of faults"

- M number of clusters
- $p_{i}$ clocks in cluster i
- m faulty clocks are tolerated


## Software clock synchronisation:

- Use messages
- Cheap in hardware
- Flexible
- Low precision





## Parallel and Distributed Systems: Clock Synchronization

## Use of pre-scheduled events as clock readings

TDMA: Time Division Multiple Access


VTD Electronics and Software

## Faults

- Excessive drift
- Clock reading errors
- Byzantine faults ("Dual-faced" clocks)
- The faulty clock gives different readings to different nodes

VTD Electronics and Software

Parallel and Distributed Systems: Clock Synchronization

## Cliques

Clock groups that are mutually unsynchronized

- Clock synch. algorithm must prevent this!




Parallel and Distributed Systems: Clock Synchronization
Fault Tolerant Average algorithm (CA2)

- Mean of clocks excluding t fastest and t slowest

Readings from different clocks


New clock value

VTD Electronics and Software


Parallel and Distributed Systems: Clock Synchronization

## Convergence Nonaveraging <br> Algorithm (CNA)

- Resynchronization interval=R
- At synchronization i:
- If clock reaches iR, send synchronization message
- Adjust time to iR if synchronization message arrive in time, and relay message
- Ignore synchronization messages that arrive too early or too late (adjustment i has been done)


Parallel and Distributed Systems: Clock Synchronization

## Reducing effects of message delay in loosely coupled systems:

- Incoming messages receive a timestamp by hardware
- Before a message is relayed, its clock value is increased by the time spent in the node


Parallel and Distributed Systems: Clock Synchronization

## Probabilistic Clock Synch.

1) Request reference clock reading from master

- Request sent at $t_{0}$ and clock reading $C_{\text {remote }}$ received at $t_{1}$

2) Assume that reading instant is $\mathrm{C}_{\text {local }}=\left(\mathrm{t}_{0}+\mathrm{t}_{1}\right) / 2$ and calculate clock deviation $\mathrm{C}_{\text {local }}-\mathrm{C}_{\text {remote }}$

Make multiple readings until $\mathrm{t}_{1}-\mathrm{t}_{0}<$ threshold

- Total delay $=\mathrm{t}_{1}-\mathrm{t}_{0}$
- Total stochastic delay, $\mathrm{d}_{\text {stoch }}=\left(\mathrm{t}_{1}-\mathrm{t}_{0}\right)-2^{*} \mathrm{~d}_{\text {min }}$
$-\mathrm{t}_{0}+\mathrm{d}_{\text {min }}<\mathrm{t}_{\mathrm{r}}<\mathrm{t}_{0}+\mathrm{d}_{\text {min }}+\mathrm{d}_{\text {stoch }}$
Choose midpoint $=>$ error $<d_{\text {stoch }} / 2$


VTD Electronics and Software

## Correctness Criteria

©
For all partitions G1 and G2 of correct clocks such that all clocks in G1 are faster than those in G2:

C1: If all clocks in G1 use a reference that is faster than all clocks in G2
then there must be at least one clock in G2 that uses a reference that is at least as fast as the slowest clock in G1 and vice versa
C2: If a clock uses a reference from a faulty clock, there must be correct signals that are slower and faster than the reference.
i. e. Faulty clocks that are used as a reference must be sandwiched between correct clocks

VTD Electronics and Software

## Tolerating Byzantine Faults

- Correctness criterion C1=>

$$
\begin{aligned}
& \text { If } \max _{x \in G 1} f_{p(x)}(N, m) \leq\|G 1\|+m \\
& \text { then } \min _{y \in G 2} f_{p(y)}(N, m) \leq\|G 1\|
\end{aligned}
$$



(If "no clock in G1 use reference in G2" y ien "a clock in G2 must use ref. in G1")

$$
\begin{equation*}
\text { If } \min _{y \in G 2} f_{p(y)}(N, m) \geq\|G 1\|+1 \tag{1}
\end{equation*}
$$

then $\max _{x \in G 1} f_{p(x)}(N, m) \geq\|G 1\|+m+1$
(If "no clock in G2 use reference in G1" then "a clock in G1 must use ref. in G2")
$f_{p(i)}(N, m)$ : Number of the reference clock used by clock i
(Clock readings numbered "fastest first". There are N clocks and m Byz. faults)


## Tolerating Byzantine Faults

## (2)-(1) $\Rightarrow$ <br> $$
\max _{x \in G 1} f_{p(x)}(N, m)-\min _{y \in G 2} f_{p(y)}(N, m) \geq m
$$

Avoid faulty clocks (Criterion C2) $\Rightarrow$

$$
\begin{aligned}
& \max _{x \in G 1} f_{p(x)}(N, m) \leq N-m \\
& \min _{x \in G 2} f_{p(y)}(N, m) \geq m+1
\end{aligned}
$$

Substitute in (3) $\Rightarrow$

$$
N-m-(m+1) \geq m ; \underline{N \geq 3 m+1}
$$

VTD Electronics and Software

Parallel and Distributed Systems: Clock Synchronization

## Attainable precision, CA2

Precision after synchronization: $\Delta_{\mathrm{s}}$
Clock precision: $\delta$
Reading error: $\varepsilon$
Synchronization interval: R

$$
\begin{aligned}
& \Delta_{\mathrm{s}}=\mathrm{m} \delta /(\mathrm{N}-2 \mathrm{~m})+\varepsilon \\
& \delta=\Delta_{\mathrm{s}}+2 \mathrm{R} \rho=\mathrm{m} \delta /(\mathrm{N}-2 \mathrm{~m})+\varepsilon+2 \mathrm{R} \rho \\
& \Rightarrow \delta=(\varepsilon+2 \mathrm{R} \rho)((\mathrm{N}-2 \mathrm{~m}) /(\mathrm{N}-3 \mathrm{~m}))
\end{aligned}
$$

## Attainable precision, CA2

Include uncertainty in R and time when correction is applied $\Rightarrow$
$\delta=\Delta_{\mathrm{s}}+\rho \Delta_{\mathrm{s}}+2 \rho(1+\rho) \mathrm{R}=(\mathrm{m} \delta /(\mathrm{N}-2 \mathrm{~m})+\varepsilon+2 R \rho)(1+\rho)$
$\Rightarrow \delta=(1+\rho)(\varepsilon+2 R \rho)((N-2 m) /(N-3 m-m \rho))$

VTD Electronics and Software

Parallel and Distributed Systems: Clock Synchronization

## Summary

- Reasons for clock synchronisation
- Some problems to cope with
- Types of clock synchronisaton
- Example algorithms
- Derivation of attainable clock precision for one algorithm

