

# Styrenheten – styrsignalsekvenser minnesoperander

Dagens föreläsning behandlar:

- Kompendiet kapitel 8.5
- Arbetsboken kapitel 14


Ur innehållet:

- ❑ Konstruktion och implementering av styrsignalsekvenser för maskininstruktioner
- ❑ Läsning, skrivning av minnesoperand ("load/store")
- ❑ Direkt modifiering av minnesoperand ("read/modify/write")
- ❑ Indexerade adresseringsätt


# FLIS-processorns automatiska styrenhet

Den automatiska styrenheten genererar sekvenser med styrsignalinformation. En specifik instruktion implementeras med en unik styrsignalsekvens.

EXEMPEL; **CLRA** (Clear register A)



Tidslinje	Sammanfattning	RTN beteckning	Styrsignaler	Kommentarer
G <sub>1</sub>	(C <sub>in</sub> ) ← R <sub>1</sub>	LD <sub>C</sub>	LD <sub>C</sub>	Alla ALU:s flaggnärer är 0 vilket ger ALU funktion "nollställning", värdet 0 placeras direkt i R <sub>1</sub> .
G <sub>2</sub>	(C <sub>in</sub> ) ← R <sub>1</sub>	ALU(N,V,Z,C) 0 ← CC	OE <sub>C</sub> , LD <sub>C</sub> , NF	Samtliga flaggor från ALU:n överförs till CC. Resultat (0) överförs till register A. Instruktion klar, hämta nästa.



```

CLRA (05)
; MergeState LD#(105*Q4)
; MergeState LD#(105*Q4)
; ALU(N) → CC(N); ALU(Z) → CC(Z); ALU(V) → CC(V); ALU(C) → CC(C);
; MergeState LD00#(105*Q4)
; MergeState OE#(105*Q5)
; MergeState LD#(105*Q5)
; MergeState NF#(105*Q5)
    
```


# Utförandefasen av instruktionen LDY LDY flaggsättning

Instruktionen har fem olika adresseringsätt (varianter) med unika operationskoder.

Var och en implementeras för sig men har stora likheter.

Låt 'Opnd' beteckna det värde som ska laddas i Y

Instruktion LD Variant	Adressering metod	OP	#	~	Operation	Flaggor
LDY #Data	Immediate	91	2	2	Data → Y	N Δ Z Δ V 0 C -
LDY Adr	Absolute	A1	2	3	M(Adr) → Y	
LDY n, SP	Indexed	B1	2	3	M(n+SP) → Y	
LDY n, X	Indexed	C1	2	3	M(n+X) → Y	
LDY n, Y	Indexed	D1	2	3	M(n+Y) → Y	



D + C<sub>in</sub> → U,  
ger korrekt flaggsättning för Z och N

g <sub>1</sub> g <sub>2</sub> C väljs enligt:	RTN
0 0 C tas från ALU:n	ALU(C) → C
0 1 C tas från bit 0 på bussen	bi → C
1 0 Återställning (nollställning) av C	0 → C
1 1 C återförs (ändras ej)	1 1 V återförs (ändras ej)

ALU(N,V) → CC;  
0 → CC(V);  
CC(C) → CC(C);

f<sub>3</sub>; f<sub>1</sub>;  
g<sub>3</sub>; g<sub>2</sub>;  
LD<sub>CC</sub>;

Flaggsättning sker..

# Utförandefasen av instruktionen LDY




LDY #Data

Instruktion LD Variant	Adressering metod	OP	#	~	Operation	Flaggor
LDY #Data	Immediate	91	2	2	Data → Y	N Δ Z Δ V 0 C -
LDY Adr	Absolute	A1	2	3	M(Adr) → Y	
LDY n, SP	Indexed	B1	2	3	M(n+SP) → Y	
LDY n, X	Indexed	C1	2	3	M(n+X) → Y	
LDY n, Y	Indexed	D1	2	3	M(n+Y) → Y	

Före 'FETCH'

Före 'EXECUTE'

Efter 'EXECUTE'



M(PC) → Y;  
PC+1 → PC

MR; LD<sub>Y</sub>; INC<sub>PC</sub>;



Utförandefasen av instruktionen LDY

Test av: **LDY** Adr


```

HWFLISP konfigurationsfil: "basic.hwflisp"
-- RESET/PETCH/RECEPTION och NOP
--
-- RESET
# MergeState F1=(I1*Q5)
# MergeState LD0=(I1*Q5)
# MergeState LD1=(I1*Q5)
# MergeState LD2=(I1*Q5)
# MergeState LD3=(I1*Q5)
# MergeState LD4=(I1*Q5)
# MergeState LD5=(I1*Q5)
# MergeState LD6=(I1*Q5)
# MergeState LD7=(I1*Q5)
# MergeState LD8=(I1*Q5)
# MergeState LD9=(I1*Q5)
# MergeState LD10=(I1*Q5)
# MergeState LD11=(I1*Q5)
# MergeState LD12=(I1*Q5)
# MergeState LD13=(I1*Q5)
# MergeState LD14=(I1*Q5)
# MergeState LD15=(I1*Q5)
# MergeState LD16=(I1*Q5)
# MergeState LD17=(I1*Q5)
# MergeState LD18=(I1*Q5)
# MergeState LD19=(I1*Q5)
# MergeState LD20=(I1*Q5)
# MergeState LD21=(I1*Q5)
# MergeState LD22=(I1*Q5)
# MergeState LD23=(I1*Q5)
# MergeState LD24=(I1*Q5)
# MergeState LD25=(I1*Q5)
# MergeState LD26=(I1*Q5)
# MergeState LD27=(I1*Q5)
# MergeState LD28=(I1*Q5)
# MergeState LD29=(I1*Q5)
# MergeState LD30=(I1*Q5)
# MergeState LD31=(I1*Q5)
# MergeState LD32=(I1*Q5)
# MergeState LD33=(I1*Q5)
# MergeState LD34=(I1*Q5)
# MergeState LD35=(I1*Q5)
# MergeState LD36=(I1*Q5)
# MergeState LD37=(I1*Q5)
# MergeState LD38=(I1*Q5)
# MergeState LD39=(I1*Q5)
# MergeState LD40=(I1*Q5)
# MergeState LD41=(I1*Q5)
# MergeState LD42=(I1*Q5)
# MergeState LD43=(I1*Q5)
# MergeState LD44=(I1*Q5)
# MergeState LD45=(I1*Q5)
# MergeState LD46=(I1*Q5)
# MergeState LD47=(I1*Q5)
# MergeState LD48=(I1*Q5)
# MergeState LD49=(I1*Q5)
# MergeState LD50=(I1*Q5)
# MergeState LD51=(I1*Q5)
# MergeState LD52=(I1*Q5)
# MergeState LD53=(I1*Q5)
# MergeState LD54=(I1*Q5)
# MergeState LD55=(I1*Q5)
# MergeState LD56=(I1*Q5)
# MergeState LD57=(I1*Q5)
# MergeState LD58=(I1*Q5)
# MergeState LD59=(I1*Q5)
# MergeState LD60=(I1*Q5)
# MergeState LD61=(I1*Q5)
# MergeState LD62=(I1*Q5)
# MergeState LD63=(I1*Q5)
# MergeState LD64=(I1*Q5)
# MergeState LD65=(I1*Q5)
# MergeState LD66=(I1*Q5)
# MergeState LD67=(I1*Q5)
# MergeState LD68=(I1*Q5)
# MergeState LD69=(I1*Q5)
# MergeState LD70=(I1*Q5)
# MergeState LD71=(I1*Q5)
# MergeState LD72=(I1*Q5)
# MergeState LD73=(I1*Q5)
# MergeState LD74=(I1*Q5)
# MergeState LD75=(I1*Q5)
# MergeState LD76=(I1*Q5)
# MergeState LD77=(I1*Q5)
# MergeState LD78=(I1*Q5)
# MergeState LD79=(I1*Q5)
# MergeState LD80=(I1*Q5)
# MergeState LD81=(I1*Q5)
# MergeState LD82=(I1*Q5)
# MergeState LD83=(I1*Q5)
# MergeState LD84=(I1*Q5)
# MergeState LD85=(I1*Q5)
# MergeState LD86=(I1*Q5)
# MergeState LD87=(I1*Q5)
# MergeState LD88=(I1*Q5)
# MergeState LD89=(I1*Q5)
# MergeState LD90=(I1*Q5)
# MergeState LD91=(I1*Q5)
# MergeState LD92=(I1*Q5)
# MergeState LD93=(I1*Q5)
# MergeState LD94=(I1*Q5)
# MergeState LD95=(I1*Q5)
# MergeState LD96=(I1*Q5)
# MergeState LD97=(I1*Q5)
# MergeState LD98=(I1*Q5)
# MergeState LD99=(I1*Q5)
# MergeState LD100=(I1*Q5)

```

- "Test\_LDY\_abs.HWFLISP"  
- Konfigurationsfil för test av LDY Adr

EXEMPEL:  
**LDY** 42<sub>16</sub>



```

; Ta bort alla gamla styrsignalsekvenser
# ClearAllStates
; Läs in nya styrsignalsekvenser
# load "basic.hwflisp"
# load "loads.hwflisp"

; Testprogrammet
# setMemory 20=A1
# setMemory 21=42
# setMemory 42=96


; Sätt initiala registervärden
# setRegister Y=FF
# setRegister PC=20

```


```

; Implementering av LDY Adr
; Adr->TA; PC+1->PC;
# MergeState LD2A=(I1*Q4)
# MergeState LD2B=(I1*Q4)
# MergeState MR=(I1*Q4)
; (Adr)->Y
# MergeState G1=(I1*Q5)
# MergeState LDY=(I1*Q5)
# MergeState G5=(I1*Q5)
# MergeState G3=(I1*Q5)
# MergeState G2=(I1*Q5)
# MergeState LDCC=(I1*Q5)
# MergeState NF=(I1*Q5)

```



Indexerad adressering – adressberäkningsenheten



Register T nollställs alltid under 'FETCH'fasen.


- Under Q4:  
M(PC)→T;  
PC+1→PC;
- Under Q5:  
M(T+X)→Y;

g <sub>14</sub>	g <sub>13</sub>	g <sub>12</sub>	Register till adressbuss:	RTN
0	0	0	Register PC	M(PC)
0	0	1	Register SP ("bas" och register T ("offset"))	M(T+SP)
0	1	0	Register Y ("bas" och register T ("offset"))	M(T+Y)
0	1	1	Register X ("bas" och register T ("offset"))	M(T+X)
1	0	0	Adressberäkningsregister, ingen offset	M(TA)
1	0	1	Adressberäkningsregister, ingen offset	M(TA)
1	1	0	Adressberäkningsregister, ingen offset	M(TA)
1	1	1	Adressberäkningsregister, ingen offset	M(TA)

Utförandefasen av instruktionen LDY

**LDY** n,X

Instruktion	Adressering	Operation	Flaggor
LD			
LDY	#Data	Data→Y	N   Z   V   C
LDY	Adr	M(Adr)→Y	Δ   Δ   0   -
LDY	n,SP	M(n+SP)→Y	
LDY	n,X	M(n+X)→Y	
LDY	n,Y	M(n+Y)→Y	



Tillstånd	Summa-term	RTN-beskrivning	Styrsignaler (=1)	Kommentarer
Q4	(Q4•IC1)	M(PC)→T; PC+1→PC;	MR; LD <sub>T</sub> ; INC <sub>PC</sub> ;	'n' läses från minnet till T PC uppdateras förbi 'n'
Q5	(Q5•IC1)	M(T+X)→Y; ALU(N,V)→CC; 0→CC(V); CC(C)→CC(C);	MR; g <sub>13</sub> ; g <sub>12</sub> ; LD <sub>Y</sub> ; f <sub>3</sub> ; f <sub>1</sub> ; g <sub>5</sub> ; g <sub>3</sub> ; g <sub>2</sub> ; LD <sub>CC</sub> ; NF	'Opnd' läses nu från minnet till register Y via register X Flaggsättning sker..  Instruktion klar, hamta nästa...

Utförandefasen av instruktionen LDY

Test av: **LDY** n,X

EXEMPEL:  
**LDY** 4,X

```

HWFLISP konfigurationsfil: "basic.hwflisp"
-- RESET/PETCH/RECEPTION och NOP
--
-- RESET
# MergeState F1=(I1*Q5)
# MergeState LD0=(I1*Q5)
# MergeState LD1=(I1*Q5)
# MergeState LD2=(I1*Q5)
# MergeState LD3=(I1*Q5)
# MergeState LD4=(I1*Q5)
# MergeState LD5=(I1*Q5)
# MergeState LD6=(I1*Q5)
# MergeState LD7=(I1*Q5)
# MergeState LD8=(I1*Q5)
# MergeState LD9=(I1*Q5)
# MergeState LD10=(I1*Q5)
# MergeState LD11=(I1*Q5)
# MergeState LD12=(I1*Q5)
# MergeState LD13=(I1*Q5)
# MergeState LD14=(I1*Q5)
# MergeState LD15=(I1*Q5)
# MergeState LD16=(I1*Q5)
# MergeState LD17=(I1*Q5)
# MergeState LD18=(I1*Q5)
# MergeState LD19=(I1*Q5)
# MergeState LD20=(I1*Q5)
# MergeState LD21=(I1*Q5)
# MergeState LD22=(I1*Q5)
# MergeState LD23=(I1*Q5)
# MergeState LD24=(I1*Q5)
# MergeState LD25=(I1*Q5)
# MergeState LD26=(I1*Q5)
# MergeState LD27=(I1*Q5)
# MergeState LD28=(I1*Q5)
# MergeState LD29=(I1*Q5)
# MergeState LD30=(I1*Q5)
# MergeState LD31=(I1*Q5)
# MergeState LD32=(I1*Q5)
# MergeState LD33=(I1*Q5)
# MergeState LD34=(I1*Q5)
# MergeState LD35=(I1*Q5)
# MergeState LD36=(I1*Q5)
# MergeState LD37=(I1*Q5)
# MergeState LD38=(I1*Q5)
# MergeState LD39=(I1*Q5)
# MergeState LD40=(I1*Q5)
# MergeState LD41=(I1*Q5)
# MergeState LD42=(I1*Q5)
# MergeState LD43=(I1*Q5)
# MergeState LD44=(I1*Q5)
# MergeState LD45=(I1*Q5)
# MergeState LD46=(I1*Q5)
# MergeState LD47=(I1*Q5)
# MergeState LD48=(I1*Q5)
# MergeState LD49=(I1*Q5)
# MergeState LD50=(I1*Q5)
# MergeState LD51=(I1*Q5)
# MergeState LD52=(I1*Q5)
# MergeState LD53=(I1*Q5)
# MergeState LD54=(I1*Q5)
# MergeState LD55=(I1*Q5)
# MergeState LD56=(I1*Q5)
# MergeState LD57=(I1*Q5)
# MergeState LD58=(I1*Q5)
# MergeState LD59=(I1*Q5)
# MergeState LD60=(I1*Q5)
# MergeState LD61=(I1*Q5)
# MergeState LD62=(I1*Q5)
# MergeState LD63=(I1*Q5)
# MergeState LD64=(I1*Q5)
# MergeState LD65=(I1*Q5)
# MergeState LD66=(I1*Q5)
# MergeState LD67=(I1*Q5)
# MergeState LD68=(I1*Q5)
# MergeState LD69=(I1*Q5)
# MergeState LD70=(I1*Q5)
# MergeState LD71=(I1*Q5)
# MergeState LD72=(I1*Q5)
# MergeState LD73=(I1*Q5)
# MergeState LD74=(I1*Q5)
# MergeState LD75=(I1*Q5)
# MergeState LD76=(I1*Q5)
# MergeState LD77=(I1*Q5)
# MergeState LD78=(I1*Q5)
# MergeState LD79=(I1*Q5)
# MergeState LD80=(I1*Q5)
# MergeState LD81=(I1*Q5)
# MergeState LD82=(I1*Q5)
# MergeState LD83=(I1*Q5)
# MergeState LD84=(I1*Q5)
# MergeState LD85=(I1*Q5)
# MergeState LD86=(I1*Q5)
# MergeState LD87=(I1*Q5)
# MergeState LD88=(I1*Q5)
# MergeState LD89=(I1*Q5)
# MergeState LD90=(I1*Q5)
# MergeState LD91=(I1*Q5)
# MergeState LD92=(I1*Q5)
# MergeState LD93=(I1*Q5)
# MergeState LD94=(I1*Q5)
# MergeState LD95=(I1*Q5)
# MergeState LD96=(I1*Q5)
# MergeState LD97=(I1*Q5)
# MergeState LD98=(I1*Q5)
# MergeState LD99=(I1*Q5)
# MergeState LD100=(I1*Q5)

```

- "Test\_LDY\_idx.HWFLISP"  
- Konfigurationsfil för test av LDY n,X


```

; Ta bort alla gamla styrsignalsekvenser
# ClearAllStates
; Läs in nya styrsignalsekvenser
# load "basic.hwflisp"
# load "loads.hwflisp"

; Testprogrammet
# setMemory 20=C1
# setMemory 21=4
# setMemory 46=74

; Sätt initiala registervärden
# setRegister X=42
# setRegister Y=FF
# setRegister PC=20

```



```

; Implementering av LDY n,X
; n->T; PC+1->PC;
# MergeState MR=(IC1*Q4)
# MergeState LDY=(IC1*Q5)
# MergeState MR=(IC1*Q4)
# MergeState G13=(IC1*Q5)
# MergeState G12=(IC1*Q5)
; M(T+X)->Y
# MergeState LDY=(IC1*Q5)
# MergeState MR=(IC1*Q5)
# MergeState G13=(IC1*Q5)
# MergeState G12=(IC1*Q5)
; Flaggsättning
# MergeState F3=(IC1*Q5)
# MergeState F0=(IC1*Q5)
# MergeState G5=(IC1*Q5)
# MergeState G3=(IC1*Q5)
# MergeState G2=(IC1*Q5)
# MergeState LDCC=(IC1*Q5)
# MergeState NF=(IC1*Q5)

```

