

SAT-based verification (BMC, temporal induction)


Mary Sheeran, Chalmers

SAT-based verification now hot

- Used here in Sweden since 1989 mostly in safety critical applications (railway control program verification)
- Bounded Model Checking a sensation in 1998
- SAT-based safety property verification in Lava since 1997
- Basic complete temporal induction method described here invented by Stålmarck during a talk on inductive proofs of circuits by Koen Claessen
- SAT-based Induction (engine H) and BMC used in Jasper Gold. Also in IBM SixthSense, at Intel etc.

Bounded Model Checking (BMC)

- Look for bugs up to a certain length
- Proposed for use with SAT
- Used successfully in large companies, most often for safety properties (Intel, IBM)
- Can be extended to give proofs and not just bug-finding in the particular case of safety properties. (Stålmarck et al discovered this independently of the BMC people.)
- See also work by McMillan on SAT-based unbounded model checking




View circuit as transition system


$(dreq, q0, dack) \rightarrow (dreq', q0', dack')$

$q0' \leftrightarrow dreq$

$dack' \leftrightarrow dreq \wedge (q0 \vee (\neg q0 \ \& \ dack))$



Initial states



Representing transition relation as formula

$$s = (\text{dreq}, q_0, \text{dack})$$

$$I(\text{dreq}, q_0, \text{dack}) = \neg q_0 \wedge \neg \text{dack}$$

$$T(\text{dreq}, q_0, \text{dack}, \text{dreq}', q_0', \text{dack}')$$

$$= (q_0' \leftrightarrow \text{dreq}) \wedge (\text{dack}' \leftrightarrow \text{dreq} \ \& \ (q_0 \vee (\neg q_0 \wedge \text{dack})))$$

Composing transitions into paths

$$\begin{aligned} T^k(s_0, \dots, s_i) \\ = T(s_0, s_1) \wedge T(s_1, s_2) \wedge \dots \wedge T(s_{i-1}, s_i) \end{aligned}$$

Representing the bad states

Similar to use of formula for initial states

$$B(\text{dreq}, q0, \text{dack}) = \text{dreq} \wedge \neg q0 \wedge \text{dack}$$

or may be using an observer

Bounded Model Checking first

Choose a bound n

If the formula

$$I(s_0) \wedge T^n(s_0, \dots, s_n) \wedge (B(s_0) \vee B(s_1) \vee \dots \vee B(s_n))$$

is satisfiable, then there is a bug somewhere in the first n steps through the transition system


BMC

Above description covers **simple safety properties**

Original BMC papers cover more complex properties

Note complete lack of quantifiers! Key point.

Symbolic Trajectory Evaluation (STE)



[a is v, , c is not v,] \longrightarrow [, , , d is true]

antecedent consequent

STE


We already saw Symbolic Simulation.

Don't just have concrete values (and X) flowing in the circuit. Have BDDs or formulas flowing

A single run of a symbolic simulator checks an STE property requiring many concrete simulations

STE is symbolic simulation plus proof that the consequent holds


Use of BMC and STE in verifying the Alpha



Aim: to automatically find violations of properties like **Same address cannot be in two entries at once** that is, bug finding during development

Reducing the problem

- Initial circuit: 400 inputs, 14 400 latches, 15 pipeline stages



- Reduced model has 10 inputs, 600 latches

Results

- Real bugs found, from 25 -144 cycles
- SAT-based BMC on 32 bit PC 20 -10k secs.
- Custom SMV on 64 bit Alpha took much longer (but went to larger sizes)
- STE quick to run, but writing specs takes time and expertise
- Promising results in real development

NOTE: Done by Per Bjesse, who used to assist on this course ☺. Ref. Later.

A slightly different view

$$I(s_0) \wedge T^i(s_0, \dots, s_i) \wedge B(s_i)$$

If this formula is satisfiable for some concrete i (say 7) then we have a bug. Visualise as follows:

i



IB

I	B
---	---

I		B
---	--	---



I		B
---	--	---

If system is bad

- Finds a shortest countermodel
- Error trace for debugging

But when can we stop?

when

$$I(s_0) \wedge T^i(s_0, \dots, s_i)$$

UNSAT ?

Not quite, but

when there is no such path that is loop-free

Extra formulas for loop-free "the unique states condition"

$$U^k(s_0, \dots, s_k) = \bigwedge_{0 \leq i < j \leq k} (s_i \neq s_j)$$

Size??

States are vectors of bits, so

if $s=(a,b,c,d)$ then

$$s_0 \neq s_1 \quad \text{is} \quad \neg (\mathbf{a}_0 \leftrightarrow \mathbf{a}_1) \vee \\ \neg (\mathbf{b}_0 \leftrightarrow \mathbf{b}_1) \vee \\ \neg (\mathbf{c}_0 \leftrightarrow \mathbf{c}_1) \vee \\ \neg (\mathbf{d}_0 \leftrightarrow \mathbf{d}_1)$$

We can stop if


$$I(s_0) \wedge T^i(s_0, \dots, s_i) \wedge U^i(s_0, \dots, s_i)$$

is UNSAT

We can stop if

$$I(s_0) \wedge T^i(s_0, \dots, s_i) \wedge U^i(s_0, \dots, s_i)$$

is UNSAT



No loop-free paths of length i
starting from initial states

We can stop if

and symmetrically if (think of swapping I and B and flipping T)

$$T^i(s_0, \dots, s_i) \wedge U^i(s_0, \dots, s_i) \wedge B(s_i)$$

is UNSAT

We can stop if

No loop-free paths ending
in a bad state

and symmetrically

B and

(flipping T)

$$T^i(s_0, \dots, s_i) \wedge U^i(s_0, \dots, s_i) \wedge B(s_i)$$

is UNSAT

We can stop if

But things get much better if we tighten these.

and symmetric

g I and B and

$$T^i(s_0, \dots, s_i) \wedge U^i(s_0, \dots, s_i) \wedge B(s_i)$$

is UNSAT

Define

$$\text{Base}_k = I(s_0) \wedge T^k(s_0, \dots, s_k) \wedge B(s_k)$$

$$\text{Step1}_k = T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge$$
$$\bigwedge_{0 \leq j \leq k} \neg B(s_j) \wedge B(s_{k+1})$$

Define

$$\text{Base}_k = I(s_0) \wedge T^k(s_0, \dots, s_k) \wedge B(s_k)$$

$$\text{Step1}_k = T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge \\ \bigwedge_{0 \leq j \leq k} \neg B(s_j) \wedge B(s_{k+1})$$

$$\text{Step2}_k = T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge \\ I(s_0) \wedge \bigwedge_{1 \leq j \leq k+1} \neg I(s_j)$$

Define

$$\text{Base}_k = I(s_0) \wedge T^k(s_0, \dots, s_k) \wedge B(s_k)$$

$$\text{Step1}_k = T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge \bigwedge_{0 \leq j \leq k} \neg B(s_j) \wedge B(s_{k+1})$$

$$\text{Step2}_k = T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge I(s_0) \wedge \bigwedge_{1 \leq j \leq k+1} \neg I(s_j)$$

Won't be needed if there is only one initial state

Temporal induction (Stålmarck)

```
i=0
while True do {
  if Sat(Basei) return False (and counter example)
  if Unsat(Step1i) or Unsat(Step2i) return True
  i=i+1
}
```

Temporal induction

Most presentations consider only the Step1 case but I like to keep things symmetrical

Much overlap between formulas in different iterations.

Was part of the inspiration behind the development (here at Chalmers) of the incremental SAT-solver miniSAT (open source, see minisat.se)

(see paper by Een and Sörensson in the list later)

In reality need to think hard about what formulas to give the SAT-solver.

Temporal induction

The method is sound and complete (see papers, later slides)
Gives the right answer, Gives proof, not just bug-finding

Algorithm given above leads to a **shortest** counter-example

May also want to take bigger steps and sacrifice this property
(though this may make less sense when using an incremental
SAT-solver)

The method can be strengthened further. (Still ongoing research)

Definitely met with scepticism initially

Is it really induction?

To make this easier to see, rewrite

$$\text{Base}_k = I(s_0) \wedge T^k(s_0, \dots, s_k) \wedge B(s_k)$$

Let $P = \neg B$ (want to prove that P holds in all reachable states)

Rewrite as

$$\neg ((I(s_0) \wedge T^k(s_0, \dots, s_k)) \Rightarrow P(s_k))$$

Is it really induction?

To make this easier to see, rewrite

$$\text{Base}_k = I(s_0) \wedge T^k(s_0, \dots, s_k) \wedge B(s_k)$$

Let $P = \neg B$ (want to prove that P holds in all reachable states)

Rewrite as

Now add facts from previous iterations

$$\text{P}(s_k)$$

$$\bigwedge_{0 \leq j \leq k} P(s_j)$$

Is it really induction?

To make this easier to see, rewrite

$$\text{Base}_k = I(s_0) \wedge T^k(s_0, \dots, s_k) \wedge B(s_k)$$

Let $P = \neg B$ (want to prove that P holds in all reachable states)

Rewrite as

$$\neg ((I(s_0) \wedge T^k(s_0, \dots, s_k)) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j))$$

Is it really induction?

$$(I(s_0) \wedge T^k(s_0, \dots, s_k)) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j)$$

P holds in cycles 0 to k

We had already strengthened Step1 to

$$\text{Step1}_k = T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge$$

$$\bigwedge_{0 \leq j \leq k} P(s_j) \wedge \neg P(s_{k+1})$$

=

$$\neg \left((T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge \bigwedge_{0 \leq j \leq k} P(s_j)) \right)$$

$$\Rightarrow P(s_{k+1})$$

$$(T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge \bigwedge_{0 \leq j \leq k} P(s_j)) \\ \Rightarrow P(s_{k+1})$$

If P holds in cycles 0 to k
then it also holds in the next cycle

Strengthened induction, depth k

$$(I(s_0) \wedge T^k(s_0, \dots, s_k)) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j)$$

$$(T^{k+1}(s_0, \dots, s_{k+1}) \wedge U^{k+1}(s_0, \dots, s_{k+1}) \wedge \bigwedge_{0 \leq j \leq k} P(s_j)) \Rightarrow P(s_{k+1})$$

P holds in all reachable states

Strengthened induction, depth k

$$(I(s_0) \wedge T^k(s_0, s_k)) \Rightarrow (\bigwedge_{0 \leq j \leq k} P(s_j))$$

NO QUANTIFIERS
Can all be done with a SAT-solver

$$(T^{k+1}(s_0, s_k) \wedge \bigwedge_{0 \leq j \leq k} P(s_j))$$

P holds in all reachable states

induction, depth k

$$(I(s_0) \wedge T^k(s_0, \dots, s_k)) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j)$$

$$(T^{k+1}(s_0, \dots, s_{k+1}) \wedge \bigwedge_{0 \leq j \leq k} P(s_j)) \Rightarrow P(s_{k+1})$$

P holds in all reachable states

induction, depth k

$$(I(s_0) \wedge T^k(s_0, \dots, s_k)) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j)$$

$$(T^{k+1}(s_0, \dots, \dots) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j))$$

is SOUND
conclusion is correct
if base and step proven

P holds in all reachable states

induction, depth k


$$(I(s_0) \wedge T^k(s_0, \dots, s_k)) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j)$$

$$(T^{k+1}(s_0, \dots, \dots) \Rightarrow \bigwedge_{0 \leq j \leq k} P(s_j))$$

but NOT COMPLETE

P holds in all reachable states

Some properties are not k -inductive no matter how big you make k



But there is a path from an initial to a bad state if and only if there is such a path without repeated states (loop-free, simple)

So Stålmarch's eureka step was vital and brilliant!

Conclusion

BMC: the work-horse of formal hardware verification

SAT-based temporal induction is also much used

See our tutorial paper for info. on the history and the necessary development of SAT-solvers

Much research now concentrates on raising the level of abstraction at which formal reasoning is done

Satisfiability Module Theories (SMT) is the hot topic

References (bounded model checking)

- A. Biere, A. Cimatti, E. M. Clarke, and Y. Zhu.
Symbolic Model Checking without BDDs. in 5th International Conference on Tools and Algorithms for Construction and Analysis of Systems (TACAS), LNCS, vol. 1579. Springer, 1999.
- Biere, A. Cimatti, E.M. Clarke, M. Fujita and Y. Zhu.
Symbolic model checking using SAT procedures instead of BDDs. In Proc. 36th Design Automation Conference, 1999.
- P. Bjesse, T. Leonard and A. Mokkedem.
Finding bugs in an Alpha microprocessor using satisfiability solvers. In Proc. 13th Int. Conf. On Computer Aided Verification, 2001.

Refs (safety property checking with SAT-solvers)

Our tutorial paper on SAT-solving in practice (on course page)

M. Sheeran, S. Singh and G. Stålmarck. Checking safety properties using induction and a SAT-solver. In Proc. 3rd Int. Conf. On Formal Methods in Computer Aided Design, Springer LNCS 1954, 2000. (on course page)

Niklas Een and Niklas Sörensson. Temporal Induction by Incremental SAT-solving. BMC'03

(available on MiniSat page (minisat.se). Take a look. This is great work and used all over the world.)