Lecture 8 • Control-flow graph and basic blocks • Data-flow analysis • Liveness analysis • Liveness analysis • Register allocation. • Register a	Compiler construction 2011	Three-address code	
Control-flow graph Static vs dynamic analysis Code as graph Example as graph • Each instruction is a node. • Each instruction is a node. • Edge from each node to its possible successors. • If in some execution of the program • Example code • := 1 11: if i > n goto L2 • := i + 1 s := s + t • := i + 1 goto L1 • := i + 1 Understand • := i + 1 goto L1 • := i + 1	 Control-flow graph and basic blocks Data-flow analysis Liveness analysis Register allocation. 	Pseudo-code To discuss code optimization we employ a (vaguely defined) pseudo- called three-address code which uses virtual registers but does not require SSA form. Instructions o x := y # z where x, y and z are register names or literals and # is an arithmetic operator. o goto L where L is a label. o if x # y then goto L where # is a relational operator. o x := y o x := y	
Code as graph Example as graph • Each instruction is a node. • Edge from each node to its possible successors. • Edge from each node to its possible successors. • impossible successors. Example code • impossible successors. s := 0 • impossible successors. L1: if i > n goto L2 • impossible successors. t := 1 • impossible successors. L1: if i > n goto L2 • impose intervention interventintervention intervention interventintervention i			
O Each instruction is a node. > Edge from each node to its possible successors. Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If in some execution of the program Dynamic analysis If there is a path in the control-flow graph Basis for many forms of compiler analysis – but in general we don't know if that path will ever be taken during execution. Results are approximations – we must make sure to err on the correct side.	Control-flow graph	Static vs dynamic analysis	
	Color as graph• Each instruction is a node.• Edge from each node to its possible successors.Example code $i := 1$ L1: if $i > n$ goto L2 $t := i * i$ $s := s + t$ $i := i * 1$ $goto L1$	If in some execution of the program Dynamic properties are in general undecidable. Compare with the halfing problem: "P halts" vs "P reaches instruction I". Static analysis If there is a path in the control-flow graph Basis for many forms of compiler analysis – but in general we don't know if that path will ever be taken during	

Control-flow graph	Liveness analysis	
Dataflow analysis	Example: Liveness of variables	
	Definitions and uses	
	An instruction $x := y \# z$ defines x and uses y and z .	
A static analysis	Liveness	
 General approach to code analysis. 	A variable v is live at a point P in the control-flow graph (CFG	3) if there is a
 Useful for many forms of intraprocedural optimization: 	path from P to a use of v along which v is not defined.	
Common subexpression elimination, Constant propagation,		
 Dead code elimination, 	Uses of liveness information	in register
 Within a basic block, simpler methods often suffice. 	 Useless-store elimination: a non-live variable need not be kept 	°
Within a basic block, simpler methods often suffice.	memory.	
	 Detecting uninitialized variables: a local variable that is I 	ive on
	function entry.	
CHALMERS	 Optimizing SSA form; non-live vars don't need Φ-functio 	CHALMERS
Liveness analysis	Liveness analysis	
Liveness analysis: Concepts	An example	
Def sets	1st example revisited	
The def set def(n) of a node n is the set of variables that are defined in n	♦ Live-in sets	_
(a set with 0 or 1 elements).	s ≔0 Live-in sets	ot
Use sets		1}
The use set use(n) of a node n is the set of variables that are used in n.	2 { n, L1: , if i > n goto L2,	
Live-out sets	$3 \{i, n \}$	
The live-out sets live-out(n) of a node n is the set of variables that are live	∫ t = 1 + 1	s, t}
at an out-edge of n.	s:_s+t 6 {i, n	
at all out-edge of h.	V / 7 (in	
	▼ 7 {i, n i≔i+1 8 {s	n, s} s}
Live-in sets	i≔i+1 8 {s ₩ How can these be c	s }
	i = i + 1 poto L1 b	s }
Live-in sets The live-in set live-in(n) of a node n is the set of variables that are live at	i≔i+1 8 {s ₩ How can these be c	s }

Liveness analysis	Liveness analysis
The dataflow equations	Solving the equations
For every node n, we have	Example revisited
	$\label{eq:relation} \boxed{ \begin{array}{c c c c c c c c c c c c c c c c c c c $
 Fixpoint iteration We iterate until no live sets change during an iteration; we have reached a fixpoint of the equations. The number of iterations (and thus the amount of work) depends on the order in which we use the equations within an iteration. Since liveness info propagates from successors to predecessors in the CFG, we should start with the last instruction and work backwards. 	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$
(Since the program contains a loop, this is just a heuristic).	7 {} {} {} {3} {} {} {} {} {} {} {} {} {} {} {} {} {}

mplementing data flow analysis	Basic blocks
Data structures o Any standard data structure for graphs will work; one should arrange for succes to be fast. o For sets of variables one may use bit arrays with one bit per variable. Then union is bit-wise or, intersection bit-wise and and complement bit-wise regation.	Motivations Control-graph with instructions as nodes become big. Between jumps, graph structure is trivial (straight-line code). Definition A basic block starts at a labelled instruction or after a conditional
The live sets grow monotonically in each iteration, so the number of lerations is bounded by N^2 , where N is the number of variables. In practice, for realistic code, the number of iterations is much smaller.	jump. (First basic block starts at beginning of function). A basic block ends at a (conditional) jump.
Vode ordering	We ignore code where an unlabeled statement follows an unconditional jump (such code is unreachable).
A heuristically good order can be found by doing a depth-first search of the DFG and reversing the node ordering.	, chalmer
iness analysis	Liveness analysis
xample	Liveness analysis for CFG graphs of basic blocks
Testing if n is prime $ \begin{array}{c} p=1 \\ i=2 \\ if n < 2 points 5 \\ if n < 2 points 6 \\ if n < 0 points 6 \\ if r=0 points 1 \\ if r=0 points 1 \\ if r=0 points 2 \\ $	We can easily modify data flow analysis to work on control flow graphs of basic blocks. With knowledge of <i>live-in</i> and <i>live-out</i> for basic blocks it is easy to find the set of live variables at each instruction. How do the basic concepts need to be modified to apply to basic blocks?

Liveness analysis	Liveness analysis
Modified definitions for CFG of basic blocks	Another dataflow problem: dominators
Def sets	Definition
The def set <i>def</i> (n) of a node n in a CFG is the set of variables that are defined in an instruction in n.	In a CFG, node <i>n</i> dominates node <i>m</i> if every path from the start node to <i>m</i> passes through <i>n</i> . Particular case: we consider each node to dominate itself.
Use sets	
The use set <i>use</i> (n) of a node n is the set of variables that are used in an instruction in n before a possible redefinition of the variable.	Concept has many uses in compilation.
Live-out sets	Prime test CFG
The live-out set <i>live-out</i> (n) of a node n is the set of variables that are live at an out-edge of n.	Questions • Write dataflow equations for dominance.
Live-in sets	How would you solve the
The live-in set <i>live-in</i> (n) of a node n is the set of variables that are live at an in-edge of n.	equations?
Register allocation	Register allocation
Register allocation	The interference graph
	Live sets and register usage
	If two variables are live at the same point in the CFG, they must be in different registers.
An important code transformation	, , , , , , , , , , , , , , , , , , ,
When translating an IR with (infinitely many) virtual registers to code for a real machine, we must	Conversely, two variables that are never live at the same time can share a register.
 assign virtual registers to physical registers. 	Interfering variables
 write register values to memory (spill), at program points when the number of live virtual registers exceeds the number of available registers. 	We say that variables x and y interfere if they are both in <i>live-in</i> (n) or <i>live-out</i> (n) for some node n.
Register allocation is very important; good allocation can make a program run an order of magnitude faster (or more) as compared to poor allocation.	The interference graph has variables as nodes and edges between interfering variables.
	Our example
	Our example

Register allocation	Register allocation	
An example	Register allocation by graph colouring	
How many registers are needed?	 The algorithm (K colours available) Find a node n with less than K edges. Remove n and its edges from the graph and put on a stack. Repeat with remaining graph until either only K nodes remain or all remaining nodes have at least K adjacent edges. In the first case, give each remaining node a distinct colour and pop nodes from the stack, inserting them back into the graph with their edges and colouring them. In the second case, we may need to spill a variable to memory. Optimistic algorithm: Choose one variable and push on the stack. Later, when popping the stack, we may be lucky and find that the neighbours use at most K-1 colours. 	
regner allocater Complexity	Register allocation Move instructions	
A hard problem The problem to decide whether a graph can be K-coloured is NP-complete. The simplify/select algorithm on the previous slide works well in practice; its complexity is $O(r^{3})$, where <i>n</i> is the number of virtual registers used. When optimistic algorithm fails, memory store and fetch instructions must be added and algorithm restarted. Heuristics to choose variable to spill: • Little use+def within loop; • Interference with many variables.	An example Coalescing t := s sometimes be removed and the nodes and t merged in the interference graph. y := t + 2 Coalescing with it is not later redefined, they may share a register. O No interference between s and t for other reasons. The graph must remain colourable. Safe strategies exist. Safe strategies	
силимера	CHALK	

Register allocation	Register allocation	
Linear scan register allocation	The linear scan algorithm	
Compilation time vs code quality Register allocation based on graph colouring produces good code, but requires significant compilation time. For e.g. JIT compiling, allocation time is a problem. The Java HotSpot compiler uses a linear scan register allocator. Much faster and in many cases only 10% slower code.	 Preliminaries Number all the instructions 1, 2, in some way (for now, think of numbering them from top to bottom). (Other instruction orderings improves the algorithm; also here depth first ordering is recommended.) Do a simplified liveness analysis, assigning a live range to each variable. A live range is an interval of integers starting with the number of the instruction where the variable is first defined and ending with the number where it is last used. Sort live ranges in order of increasing start points into list L. 	
CHALMERS	CHALMER	
The linear scan algorithm	More algorithms	
The linear scan algorithm The algorithm Over the algorithm Over the algorithm Over the algorithm Over the additional state of the active, of live ranges that have been assigned registers. active is sorted by increasing end points and initially empty. Traverse L and for each interval I: Over the additional state of th		

Register allocation	
Next week	
Last two lectures: • Monday: Optimizations in LLVM, SSA form. • Thursday: More code optimization (using data flow analysis).	
	CHALMERS