





# <section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item>








# 5


















































### The SW building tools \* The compiler: Translates an source code file to an object code file Only translates one source code file at the time Often makes some type of code optimizations Increase execution speed, reduce memory size, ... Different optimizations give different object code layouts \* The linker: • Combines several object code files into one executable Places code, global data, stack, etc in different memory parts Resolves function calls and jumps between object files Can also perform some code transformations \* Both tools may affect the program timing! **MRTC** 0 MÄLARDALEN REAL-RESEARCH CENTR MÄLARDALEN UNIVER







## **Common additional files**

### \* Startup code:

- A small piece of assembly code that prepares the way for the execution of software written in a high-level language
   For example, setting up the system stack
- Many ES compilers provide a file named startup.asm, crt0.s, ... holding startup code

### \* C Library code:


 A full ANSI-C compiler must provide code that implements all ANSI-C functionality


Ð


MÄLARDALEN UNIVERSITY 42

- E.g., functions such as printf, memmove, strcpy
- Many ES compilers only support subset of ANSI-C
- Comes with the compiler (often non-standard)













### Hardware time variability \* Simpler 4-, 8-& 16-bit processors (H8300, 8051, ...): Instructions might have varying execution time due to argument values Varying data access time due to different memory areas Analysis rather simple, timing fetched from HW manual \* Simpler 16- & 32-bit processors, with a (scalar) pipeline and maybe a cache (ARM7, ARM9, V850E, ...): Instruction timing dependent on previously executed instructions and accessed data: State of pipeline and cache Varying access times due to cache hits and misses Varying pipeline overlap between instructions Hardware features can be analyzed in isolation Ð MALARDALEN REAL-TIME MÄLARDALEN UNIV


Hardware time variability \* Advanced 32- & 64-bit processors (PowerPC 7xx, Pentium, UltraSPARC, ARM11, ...): Many performance enhancing features affect timing Pipelines, out-of-order exec, branch pred., caches, speculative exec. Instruction timing gets very history dependent • Some processors suffer from timing anomalies E.g., a cache miss might give shorter overall program execution time than a cache hit Features and their timing interact Most features must be analyzed together Hard to create a correct and safe hardware timing model! \* Multi-cores - discussed later MRTC 0 MÄLARDALEN REAL-T RESEARCH CENTRI
















































































































MRTC







low graphs

Call graphs

Execution times

T

MÄLARDALEN UNI


<section-header>
WCECT tool differences
\* Used static and/or hybrid methods
\* Used static and/or hybrid methods
\* Used static and/or hybrid methods
\* Oraphical and/or textual
\* Company and textual
\* Oraphical and/or textual
\*


MÄLARDALEN REAL-TIM RESEARCH CENTRE


22

MÄLARDALEN UNIVERSITY 88

Tool	Underson alettermen
	Hardware platforms
aiT	Motorola PowerPC MPC 555, 565, and 755, Motorola ColdFire MCF 5307, ARM7 TDMI, HCS12/STAR12, TMS320C33, C166/ST10, Renesas M32C/85, Infineon TriCore 1.3
Bound-T	Intel-8051, ADSP-21020, ATMEL ERC32, Renesas H8/300, ATMEL AVR and ATmega, ARM7
RapiTime	Motorola PowerPC family, HCS12 family, ARM, NECV850, MIPS3000
SWEET	ARM9, NECV850E
Heptane	Pentium1, StrongARM 1110, Renesas H8/300
Vienna	M68000, M68360, Infineon C167, PowerPC, Pentium
Florida	MicroSPARC I, Intel Pentium, StarCore SC100, Atmel Atmega, PISA/ MIPS
Chalmers	PowerPC








x = 1..4


x = 3..8


0


R


D























































# **For more information:**

www.mrtc.mdh.se/projects/wcet