SAT-based verification temporal induction

> Mary Sheeran, Chalmers (Revised by Emil Axelsson)

SAT-based verification now hot

- Used here in Sweden since 1989 mostly in safety critical applications (railway control program verification)
- Bounded Model Checking a sensation in 1998
- SAT-based safety property verification in Lava since 1997
- Basic complete temporal induction method described here invented by Stålmarck during a talk on inductive proofs of circuits by Koen Claessen
- SAT-based Induction (engine H) and BMC used in Jasper Gold. Also in IBM SixthSense, at Intel etc.

Bounded Model Checking (BMC)

- Look for bugs up to a certain length
- Proposed for use with SAT
- Used successfully in large companies, most often for safety properties (Intel, IBM)
- Can be extended to give proofs and not just bugfinding in the particular case of safety properties. (Stålmarck et al discovered this independently of the BMC people.)
- See also work by McMillan on SAT-based unbounded model checking



Representing circuit behaviour as formulas

 $I(q0,dack) = \neg q0 \land \neg dack$

T((q0,dack),(q0',dack'))

$$= (q0' <-> dreq) \land (q0 \lor (\neg q0 \land dack)))$$

$$(dack' <-> dreq \land (q0 \lor (\neg q0 \land dack)))$$

Representing circuit behaviour as formulas

$$I(q0,dack) = \neg q0 \land \neg dack$$

$$Initial state(s)$$

$$T((q0,dack),(q0',dack'))$$

$$Transition relation$$

$$= (q0' <-> dreq) \land (q0 \lor (\neg q0 \land dack)))$$

$$(dack' <-> dreq \land (q0 \lor (\neg q0 \land dack)))$$

Representing circuit behaviour as formulas

$$I(q0,dack) = \neg q0 \land \neg dack$$

$$Initial state(s)$$

$$T((q0,dack),(q0',dack'))$$

$$= (q0' <-> dreq) \land (q0 \lor (\neg q0 \land dack)))$$

$$rew state depends also on input$$

Picturing transition relations

Draw I (s) as



Picturing transition relations

Draw I (s) as



Constraint is only on the state holding elements not on inputs

Picturing transition relations

Draw I (s) as

Draw T(s,s') as

Composing transitions into paths

$$T^{i}(s_{0}, \ldots, s_{i})$$

= T(s_{0}, s_{1}) \land T(s_{1}, s_{2}) \land \ldots \land T(s_{i-1}, s_{i})

Composing transitions into paths

$$T^{i}(s_{0}, s_{i})$$

$$T(s_{0}, s_{1}) \wedge T(s_{1}, s_{2}) \wedge ... \wedge T(s_{i-1}, s_{i})$$

i copies

Representing the bad states

Similar to use of formula for initial states

 $B(q0,dack) = \neg q0 \land dack$

Drawing the bad states

B(s)

Corresponding formula:

$I(s_0) \wedge B(s_0)$

If the formula is satisfiable, we have a bug already in the initial state!

Corresponding formula:

 $I(s_0) \wedge T(s_0,s_1) \wedge B(s_1)$

Satisfiable => bug after one step

Satisfiable => bug after two steps

Satisfiable => bug after three steps

Satisfiable => bug after four steps

Forumula is $I(s_0) \wedge T^4(s_0, s_1, s_2, s_3, s_4) \wedge B(s_4)$

Call this Base₄ and generalise to Base_i

Improvement: Start with bound n

Choose a bound n If the formula

$$\mathbf{I}(\mathbf{s}_0) \wedge \mathbf{T}^{\mathbf{n}}(\mathbf{s}_0, \dots, \mathbf{s}_n) \wedge (\mathbf{B}(\mathbf{s}_0) \vee \mathbf{B}(\mathbf{s}_1) \vee \dots \vee \mathbf{B}(\mathbf{s}_n))$$

is satisfiable, then there is a bug somewhere in the first n steps through the transition system

BMC

Above description covers simple safety properties

Original BMC papers cover more complex properties

Note complete lack of quantifiers! (Remember: BDDs support quantification; SAT doesn't)

If system is bad

- Base₀
- Base₁
- Base₂

and so on

- Finds a shortest countermodel
- Error trace for debugging

What if system is good?

When to stop iterating?

When $I(s_0) \wedge T^i(s_0, \dots, s_i)$ is UNSAT? What if system is good?

When to stop iterating?

When $I(s_0) \wedge T^i(s_0, \dots, s_i)$ is UNSAT?

No, the system never gets stuck. Will eventually come back to already visited states. Need to check for absense of loops. Extra formulas for loop-free "the unique states condition"

$$U^{k}(s_{0}, \ldots, s_{k}) = \bigwedge_{0 \le i < j \le k} (s_{i} \ne s_{j})$$

Quadratic number of comparisons

States are vectors of bits, so

if s=(a,b,c,d) then

$$s_0 \neq s_1$$
 is $\neg (a_0 <-> a_1) \lor$
 $\neg (b_0 <-> b_1) \lor$
 $\neg (c_0 <-> c_1) \lor$
 $\neg (d_0 <-> d_1)$

We can stop if

 $I(s_0) \wedge T^i(s_0, \ldots, s_i) \wedge U^i(s_0, \ldots, s_i)$

is UNSAT

is UNSAT

Optimization: Only consider shortest paths

- Don't want to go back to an initial state
- Draw non-initial as

Backwards termination condition

We can also terminate when we are sure that there are no longer paths leading to a bad state.

is UNSAT

is UNSAT

This is a much better choice (may terminate much more quickly)

What do we have?

A BMC formula: $I(s_0) \wedge T^i(s_0, ..., s_i) \wedge B(s_i)$

Two different termination conditions: $T^{i}(s_{0}, ..., s_{i}) \wedge U^{i}(s_{0}, ..., s_{i}) \wedge B(s_{i})$ $I(s_{0}) \wedge T^{i}(s_{0}, ..., s_{i}) \wedge U^{i}(s_{0}, ..., s_{i})$ Define

$$Base_k = I(s_0) \wedge T^k(s_0, \dots, s_k) \wedge B(s_k)$$

$$\operatorname{Step1}_{k} = \operatorname{T^{i}}(s_{0}, \ldots, s_{i}) \wedge \operatorname{U^{i}}(s_{0}, \ldots, s_{i}) \wedge \operatorname{B}(s_{i})$$

 $\operatorname{Step2}_{k} = I(s_{0}) \wedge T^{i}(s_{0}, \ldots, s_{i}) \wedge U^{i}(s_{0}, \ldots, s_{i})$

Alternatively

$$\begin{aligned} \text{Step1}_{k} &= T^{k+1}(s_{0}, \ldots, s_{k+1}) \land U^{k+1}(s_{0}, \ldots, s_{k+1}) \land \\ & \bigwedge \neg B(s_{j}) \land B(s_{k+1}) \\ & \underset{0 \leq j \leq k}{\wedge} \end{aligned}$$

$$Step2_{k} = T^{k+1}(s_{0}, \ldots, s_{k+1}) \land U^{k+1}(s_{0}, \ldots, s_{k+1}) \land$$
$$I(s_{0}) \land \land \land \neg I(s_{j})$$
$$\underset{1 \leq j \leq k+1}{ I(s_{j})}$$

Alternatively

$$\begin{aligned} \text{Step1}_{k} &= T^{k+1}(s_{0}, \ldots, s_{k+1}) \wedge U^{k+1}(s_{0}, \ldots, s_{k+1}) \wedge \\ & \bigwedge \neg B(s_{j}) \wedge B(s_{k+1}) \end{aligned}$$

$$\begin{aligned} \text{Step2}_{k} &= T^{k+1}(s_{0}, \ldots, s_{k+1}) \land U^{k+1}(s_{0}, \ldots, s_{k+1}) \land \\ I(s_{0}) \land & & & & \\ 1 \leq j \leq k+1 \end{aligned} \qquad \end{aligned} \qquad \end{aligned} \qquad \end{aligned} \qquad \begin{aligned} \text{Won't be needed if there is only one initial state} \end{aligned}$$

Starts to look like induction!

UNSAT (Step1_k) means:

"If we have visited i+1 unique good states, the next state is guaranteed to be good."

UNSAT (Step 2_k) means:

"If we have visited i+1 unique non-initial states, the state state i+2 cycles ago is guaranteed to be non-initial."

Induction

UNSAT (Base_k) and (UNSAT (Step1_k) or UNSAT (Step1_k))
=> Property holds (cannot reach a bad state
from an initial state), by induction

Induction

UNSAT (Base_k) and (UNSAT (Step1_k) or UNSAT (Step1_k))
=> Property holds (cannot reach a bad state
from an initial state), by induction

But:

SAT (Base_k) and not (UNSAT (Step1_k) or UNSAT (Step1_k)) => ??

Then we need to increase k.

Temporal induction (Stålmarck)

```
      k=0 \\ while True do \{ \\ if Sat(Base_k) return False (and counter example) \\ if Unsat(Step1_k) or Unsat(Step2_k) return True \\ k=k+1 \\ \}
```

Will terminate eventually!

Temporal induction

Most presentations consider only the Step1 case but I like to keep things symmetrical

Much overlap between formulas in different iterations. Was part of the inspiration behind the development (here at Chalmers) of the incremental SAT-solver miniSAT (open source, see minisat.se)

(see paper by Een and Sörensson in the list later)

In reality need to think hard about what formulas to give the SAT-solver.

Temporal induction

The method is sound and complete (see papers) Gives the right answer. Gives proof, not just bug-finding.

Algorithm given above leads to a shortest counter-example

May also want to take bigger steps and sacrifice this property (though this may make less sense when using an incremental SAT-solver)

The method can be strengthened further (still ongoing research).

Definitely met with scepticism initially

Conclusion

BMC: the work-horse of formal hardware verification

SAT-based temporal induction is also much used

See our tutorial paper for info. on the history and the necessary development of SAT-solvers

Much research now concentrates on raising the level of abstraction at which formal reasoning is done Satisfiability Module Theories (SMT) is the hot topic