# Specifying circuit properties in PSL

(Much of this material is due to Cindy Eisner and Dana Fisman, with thanks) See also the Jasper PSL Quick Ref.

#### Background: Model Checking



(Ken McMillan)

## Two main types of temporal logic

- Linear-time Temporal Logic (LTL)
  - must properties, safety and liveness
  - Pnueli, 1977
- Computation Tree Logic (CTL)
  - branching time, may properties, safety and liveness
  - Clarke and Emerson, Queille and Sifakis, 1981

Linear time conceptually simplier (words vs trees) Branching time computationally more efficient We will return to this in a later lecture

#### But

temporal logics hard to read and write!

#### **Computation Tree Logic**

- A sequence beginning with the assertion of signal strt, and containing two not necessarily consecutive assertions of signal get, during which signal kill is not asserted, must be followed by a sequence containing two assertions of signal put before signal end can be asserted
- AG~(strt & EX E[~get & ~kill U get & ~kill & EX E[~get & ~kill U get & ~kill & E[~put U end] or E[~put & ~end U (put & ~end & EX E[~put U end])]]])

#### Basis of PSL was Sugar (IBM, Haifa)

Grew out of CTL

Added lots of syntactic sugar

Engineer friendly, used in many projects Used in the industrial strength MC RuleBase

Standardisation led to further changes

#### Assertion Based Verification (ABV) can be done in two ways

During simulation

(dynamic, at runtime, called semi-formal verification, checks only those runs)

As a static check

 (formal verification, covers all possible runs, more comprehensive, harder to do, restricted to a subset of the property language)

(Note: this duality has been important for PSL's practical success, but it also complicates the semantics!)

#### Safety Properties

always (p) "Nothing bad will ever happen"

Most common type of property checked in practice Easy to check (more later) Disproved by a finite run of the system

always (not (gr1 and gr2))

#### Observer: a second approach

Observer written in same language as circuit

Safety properties only

Used in verification of control programs such as Lustre programs that control safety critical features in the airbus

(and in Lava later)



#### Back to PSL

Layers	
--------	--

Boolean	(we use VHDL flavour and the simplest choice of what the clock in properties is)	
Temporal	(temporal operators, SEREs)	
Verification	(group properties, specify whether to verify or assume etc.)	
Modelling	(subset of chosen HDL)	

## **Temporal layer**

Foundation Language (FL) + Optional Branching Extension(OBE)

#### **Temporal layer**

Foundation Language (FL) + Optional Branching Extension(OBE)

where CTL comes in

can refer to sets of traces

FV only

# Temporal layer Foundation Language (FL) + Optional Branching Extension (OBE)



our main concern

## Temporal operators

always

(= never not ...)

Most PSL properties start with this!









holds





assert always not (a and b) ?



#### **Temporal operators**

next

next p holds in a cycle if p holds at the next cycle

#### Example

Whenever signal a is asserted then in the next cycle signal b must be asserted

#### Logical implication

Boolean But often used inside temporal ops

p1 -> p2 is (not p1) or p2

if p1 then p2 else true

# Logical implication

Boolean

But often used inside temporal ops





assert always (a -> next b)





next and implication

0 1 2 3 4 5 6 7 8 9 10

a f a does not hold
assert always (a -> next b)

Note overlap with previous pair







assert always (a -> next b)

?



assert always (a -> next b)



next[n] p holds if p holds in nth cycle in future



next is next[1]

assert always (a -> next[2] b)

?



More variants

Ranges		
next_a[3 to 7]	all	in range
next_e [3 to 5]	exists (= some)	in range
next_event(b) p	p should hold at next cycle at which Boolean b holds (could be this cycle)	
	Also comes in a ranges	and e versions for

#### And yet more! weak vs strong

Strong operator demands that the trace "not end too soon" indicated by !

(Will return to this.)



weak operator is lenient

assert always (a -> next b)





strong operator is strict

assert always (a -> next! b)



#### **Temporal operators**

until p until q p holds in each cycle until (the one before) q holds p until\_q p holds in each cycle until

(and including the one where) q holds

#### Example

Whenever signal req is asserted then, starting from the next cycle, signal busy must be asserted until signal done is asserted.



assert always (req -> next (busy until done))

assert always (req -> next (busy until done))





assert always (req -> next (busy until done))

assert always (req -> next (busy until done))





assert always (req -> next (busy until done))





assert always (req -> next (busy until\_ done))





?

#### **Temporal operators**

#### before

- p before q p must hold at least once strictly before q holds
- p before\_ q p holds at least once before or at the same cycle as q holds

#### Example

Pulsed request signal req

Requirement:

Before can make a second request, the first must be acknowledged







#### Questions

#### 2) Would

#### assert always (req -> (ack before req))

match the original English requirement?

3) What if we want to allow the ack to come not together with the next req but with the req that it is acknowledging?? Write a new property for this.

Next topic (tomorrow)

Sequential Extended Regular Expressions

SEREs