Hardware description and verification

http://www.cse.chalmers.se/edu/course/TDA956/

Getting hardware designs right [using ideas from computer science]

Mary Sheeran



Current state?

Simulation is the work-horse of verification.

The following 3 slides show the view from IBM (i.e. the high frequency domain) [Jacobi's talk is on the FMCAD06 web-site. See links]

BUT, formal verification is coming on strong

(see particularly the 2010 paper from IBM that is on the schedule as well as tomorrow's presentation by Magnus Björk from Jasper)



Macro- vs. Unit-level Verification

- Macros are blocks with 100-1000 registers
 - cover a certain functionality, and tie them together as one PD-entity
 unit comprises dozens of macros
 - Many macros heavily interact to achieve a certain functionality
 - FPU: typical macros are multiplier, shifter, adder, exponent macros, etc.
 - large interaction between macros for datapath control (shift-amount, carry's, etc.)
 - cache: fetch controller, address queue, directory compare, data access, ECC, ...
- Macro I/Os change late due to timing & bugs
- Unit is the lowest "transactional level"
 - perform multiply-add, fetch, store, ...
- Relatively stable & well-documented interfaces, which eases verification

 usually a unit has ~200 I/O-signals and busses
 - a macro also has ~200 I/Os, and a unit has dozens of macros
- → attempts made, but macro level too much overhead as main verif target

(Slide due to C. Jacobi, IBM)



(Slide due to C. Jacobi, IBM)



some bugs found very late, never sure you got all

some bugs not found at all before tape-out







Formal Verification

Based on mathematical or logical methods

Used either for bug-hunting or proof of properties (or both)

Aim to increase confidence in the riktighet of the system

In practice often combined with other methods and then called hybrid or semi-formal (for example look at talk about IBM's SixthSense tool at FMCAD 2006, see links)



Two main approaches (1)

Use powerful interactive theorem provers and highly trained staff

for example Harrison's work at Intel on floating point algorithms

VERY COOL. But not covered in this course.

Two main approaches (2)

Squeeze the problem down into one that can be handled automatically

reason about Finite State Machines (FSMs) works on fixed size circuits (not generic)

hard part is writing the specs (but sometimes that can be automated too)

[Equivalence checking is very important but not covered in this course.]



















Part 1:	Part 2.
Languages: VHDL and PSL	Language: Lava
Tools: ModelSim. Jasper Gold	Tools: Lava. SMV
Underlying ideas: BDDs, CTL model checking	Underlying ideas: SAT solving, temporal induction, synchronous observers
Take home exam 1	Lab 2 Take home exam 2
Guest Lectures exploring high leve	el synthesis
Haskell to hardware, Singh, MSR Ca	mbridge
Bluespec, Augustsson	





Details		
3 slots (always ES51)	People	
Tuesday 13.15 Wednesday 10.00 Friday 10.00	Mary Sheeran (course responsible) Emil Axelsson (TA)	
Supervised lab Friday 08.00 Use this!		



Your background?How many are reading IESD / EESD ?How many are reading Alg., Lang. Logic ?Where do the rest of you come from?Are you experienced in using VHDL? PSL?Have you taken a course on Functional Programming?Have you taken the SE using FM course?Are you comfortable with logic and the idea of writing logical
specifications?Have you used a model checker or theorem prover?What is your main interest relevant to this course? H/w design? Prog.
Lang? Formal methods? Something else?

