

l-type	Description	Range	Type definitions in Ada
unsigned char	8-bit integer no sign	0255	<pre>type UINT8 is integer range 0255; for UINT8'size use 8;</pre>
signed char	8 bit integer 2's complement	-128+127	<pre>type SINT8 is integer range -128127; for SINT8'size use 8;</pre>
unsigned short	16-bit integer no sign	065535	<pre>type UINT16 is integer range 065535; for UINT16'size use 16;</pre>
signed short	16 bit integer 2's complement	-32768 32767	type SINT16 is integer range -3276832767; for SINT16'size use 16;

type BIT_TYP	E is range 01; Named type and	l minmax values
FOR BIT_TYPE	SIZE use 1; Object type n	leeds a bit
cype BITFIEL	D8 18	
b0:	BIT TYPE:	
b1:	BIT TYPE;	
b2:	BIT_TYPE;	
b3:	BIT_TYPE;	
b4:	BIT_TYPE;	
b5:	BIT_TYPE;	
b6:	BIT_TYPE;	
b7:	BIT_TYPE;	
end record;		



L5-EDA222











## CHALMERS Low level programming in Ada95

## Declaring a "variable" for an IO register

- 1. Create a type definition that represents the register bits.
- 2. Declare an object ("variable") of this type
- 3. Use an *address clause*, to tell the compiler where this object resides

Roger Johanssor

## IO\_port : BITFIELD8;

-- address clause for this object:
for IO\_port'address use constant System.address :=
 System.Storage\_elements.to\_address( memory address );

L5-EDA222

. . .



1 I. (1	and the design of the design of the	
ne volatile prag dependently o	gma tells the compiler that an obje f program control.	ct can be changed
he generic exa	ample is IO interface registers (in the	ne hardware).
 TO mont :		
pragma Volati	le( IO Port );	
address cl	ause for this object:	
for IO_port'a	ddress use constant System.addr	ess :=
System	.Storage_elements.to_address( n	nemory address );

L5-EDA222

12

Cł	ALMERS	Low level programming in Ada95	Roger Johansson
	Why is "Vola	atile" important?	
	Consider the follo oop into a single unless the test va	owing example, a decent compiler sh statement (test only once, or perhap alue couldn't change between the loc	ould reduce the os even remove it) op iterations.
	wait for de while (IO_Port NULL;	vice ready .b7 /= 0 ) loop	
	end loop;		
	The pragma Volatil	e( IO_Port );	
	tells the compile	er to do NO such optimizations here	

L5-EDA222











00	Πa	rcommunicatio		
Address	FC	Register Read (R/W = 1)	Register Write (R/W = 0)	_
700	s1	MCR (HIGH BYTE)	MCR (HIGH BYTE)	Control registers
701	8	MCR (LOW BYTE)	MCR (LOW BYTE)	
702	s	DO NOT ACCESS <sup>3</sup>	DO NOT ACCESS <sup>3</sup>	]
703	s	DO NOT ACCESS <sup>3</sup>	DO NOT ACCESS <sup>3</sup>	
704	s	INTERRUPT LEVEL (ILR)	NTERRUPT LEVEL (ILR)	] Status registers
705	s	INTERRUPT VECTOR (IVR)	INTERRUPT VECTOR (IVR)	]
710	sN2	MODE REGISTER 1A (MR1A)	MODE REGISTER 1A (MR1A)	Data registers
711	au 📘	STATUS REGISTER A (SRA)	CLOCK-SELECT REGISTER A (CSRA)	Data registers
712	su 🗌	DO NOT ACCESS <sup>3</sup>	COMMAND REGISTER A (CRA)	1
713	su	RECEIVER BUFFER A (RBA)	TRANSMITTER BUFFER A (TBA)	1
714	au 📘	INPUT PORT CHANGE REGISTER (IPCR)	AUXILIARY CONTROL REGISTER (ACR)	1
715	su 🗌	INTERRUPT STATUS REGISTER (ISR)	INTERRUPT ENABLE REGISTER (IER)	1
716	su 🗌	DO NOT ACCESS <sup>3</sup>	DO NOT ACCESS <sup>3</sup>	1
717	au 🗌	DO NOT ACCESS <sup>3</sup>	DO NOT ACCESS <sup>3</sup>	1
718	su 🗌	MODE REGISTER 1B (MR1B)	MODE REGISTER 1B (MR1B)	1
719	su	STATUS REGISTER B (SRB)	CLOCK-SELECT REGISTER B (CSRB)	1
71A	au	DO NOT ACCESS <sup>3</sup>	COMMAND REGISTER B (CRB)	1
718	su	RECEIVER BUFFER B (R88)	TRANSMITTER BUFFER B (TBB)	1
71C	su	DO NOT ACCESS <sup>3</sup>	DO NOT ACCESS <sup>3</sup>	]
71D	su 🗌	INPUT PORT REGISTER (IP)	OUTPUT PORT CONTROL REGISTER (OPCR)	1
71E	su	DO NOT ACCESS <sup>3</sup>	OUTPUT PORT (OP) <sup>4</sup> BIT SET	1
71F	su 🗌	DO NOT ACCESS <sup>3</sup>	OUTPUT PORT (OP) <sup>4</sup> BIT RESET	1
720	su 🗌	MODE REGISTER 2A (MR2A)	MODE REGISTER 2A (MR2A)	1
721	SU D	MODE REGISTER 28 (MR28)	MODE REGISTER 28 (MR28)	1



CHALMERS	Low level prog	ramming	in Ada95	i					Roger Joha	nsson
Use of in	Use of interrupts		6	5	4	3	2	1	\$715 0	
COS - Change of State DBA/DBB		COS	DBB	RxRDYB	TxRDYB	0	DBA	RxRDYA	TxRDYA	
		RESET: 0	0	0	0	0	0	0	0	
- Delta Break	- Delta Break		Only				Supervisor/User			
	RxRDYB—Channel B Receiver Ready or FIFO full 1 = Enable interrupt 0 = Disable interrupt TxRDYB—Channel B Transmitter Ready 1 = Enable interrupt 0 = Disable interrupt									
	Use IER to enable	e interr	upt so	urces fi	rom the	serial	modul	е		
L5-EDAZZZ										21

	a. Mf	R1B				\$710. \$7	18				
7	6	5	4	3	2	1 0					
RxRTS	R/F	ERR	PM1	PM0	PT	B/C1 B/C	0				
RESET:				-				B/C1	B/C0	Bits/Character	
0	0	0	0	0	0	0 0		0	0	Five Bits	1
Read	1/Writ	e			Sup	ervisor/Us	er	0	1	Six Bits	1
1 (Cuu				0141301/03		1	0	Seven Bits			
								1	1	Eight Bits	
1	PM1	PM0	Parity	Mode	PT	Parity Type	_				
[	<b>PM1</b>	<b>PM0</b>	Parity With F	Mode Parity	<b>РТ</b> 0	Parity Type Even Parity					
	PM1 0	<b>PM0</b> 0	Parity With F	Mode Parity Parity	<b>РТ</b> 0 1	Parity Type Even Parity Odd Parity	7				
	PM1 0 0	PM0 0 0	Parity With F With F Force	Mode Parity Parity Parity	РТ 0 1 0	Parity Type Even Parity Odd Parity Low Parity					
	PM1 0 0 0	PM0 0 1 1	Parity With F With F Force Force	Mode Parity Parity Parity Parity	PT 0 1 0 1	Parity Type Even Parity Odd Parity Low Parity High Parity					
	PM1 0 0 0 1	PM0 0 1 1 0	Parity With F Force Force No Pa	Mode Parity Parity Parity Parity arity	PT 0 1 0 1 X	Parity Type Even Parity Odd Parity Low Parity High Parity No Parity					
	PM1 0 0 0 1 1	PM0 0 1 1 0 1	Parity With F Force Force No Pa Multidro	Mode Parity Parity Parity Parity arity p Mode	PT 0 1 0 1 X 0	Parity Type Even Parity Odd Parity Low Parity High Parity No Parity Data Charact	er				





CHALMERS Low level prog.	CHALMERS Low level programming in Ada95 Roger Johansso								
Status register.	SRA,	SRB					\$711,	\$719	
(one for each	7	6	5	4	3	2	1	0	
	RB	Æ	PE	OE	TXEMP	TXRDY	FFULL	RxRDY	
channel A and B)	RESET: 0	0	0	0	0	0	0	0	
		Supervisor/User							
This bit is duplicated in the ISR; bit 0 for chi 1 = The transmitter holding register is er This bit is set when the character is i This bit is set when the transmit the transmitter holding register while transmitter holding register was disabled. RxRDY—Receiver Ready 1 = A character has been received and CPU32. This bit is set when a charar register to the FIFO. 0 = The CPU32 has read the receiver I after this read.	annel A an mpty and re transferred ther is first t the transm loaded by d is waiting acter is tra buffer, and	d bit 4 for eady to be to the tra- enabled. ( nitter is di the CPU: g in the Fl ansferred t no chard	channel I loaded v nsmitter s Character: sabled and 32, or the FO to be from the acters rer	B. vith a cha shift regist s loaded i e not transmitte receiver main in th	racter. ter. into er is the shift ne FIFO				
L5-EDA222								25	

CHALMERS	Low level prog	ramming i	n Ada95					F	oger Johanss	on
		SRA,	SRB					\$711,	\$719	
EXAMPLE:		7	6	5	4	3	2	1	0	
C or Java		RB	Æ	PE	OE	TXEMP	TxRDY	FFULL	RxRDY	
		RESET: 0	0	0	0	0	0	0	0	
	Read Only Supe					ervisor/User				
wł / /	nile( ! ( ; / / ok to t	SRB ( / spi	& TxI n mit	RDY)	)					
L5-EDA222									20	6

CHALMERS	Low level programming in Ada95 Roger Johansso								isson	
		SRA,	SRB					\$711,	\$719	
I EXAMPLE:		7	6	5	4	3	2	1	0	
Ado		RB	Æ	PE	OE	TXEMP	TxRDY	FFULL	RxRDY	
Aua		RESET: 0	0	0	0	0	0	0	0	
	Read Only						Supervisor/User			
	wait for device ready while (SRB.TxRDY == 0 ) loop NULL; spin end loop;									
					As	suming of IO	propei registe	r declar r "SRB	ration "	
L5-EDA222										27

	TBA,	твв					\$713,	\$71B
Transmit	7	6	5	4	3	2	1	0
register	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
register	RESET: 0	0	0	0	0	0	0	0
	Write	Only		Supervisor/User				
EXAMPLE: C or Java	,	<pre>while( ! (SRB &amp; TxRDY) )     ; // spin</pre>						
		// ok	to t	rans	nit .	••		
		гвв =	c;					



CHALMERS Low level program	nming in Ada95	Roger Johansson
Transmit/ Receive registers shares address	TBA, TBB 7 6 5 4 T37 TB6 TB5 TB4 RESET: 0 0 0 0 Write Only	\$713, \$71B 3 2 1 0 TB3 TB2 TB1 TB0 0 0 0 0 Supervisor/User
cpu32 bus signal "Read/Write" is used as a discriminating address bit	RBA, RBB         7         6         5         4           1837         1886         1885         1884           RESET:         0         0         0           Read Only         Read Only         1         1	\$713, \$71B 3 2 0 RB3 RB2 RB1 RB0 0 0 0 0 Supervisor/User
L5-EDA222		30





<pre>procedure init_port_B is begin</pre>	<pre>ivector : constant := Ada_interrupts.Names.PORTEINT; cmd_reset_receiver : bits := bits(16#20#); cmd_reset_transmitter : bits := bits(16#20#); cmd_reset_errorstatus : bits := bits(16#20#); cmd_reset_break : bits := bits(16#24#); rec_ire_enable: bits := bits(16#24#);</pre>
<pre>D_CRB := cmd_reset_break; D_MR1B := MR1B_init; D_MR2B := MR2B_init; D_CSRB := CSRB_init; D_ILR := ILEVEL; D_IVR := VECTOR; D_IRR := rec_irq_enable; D_CRB := cmd_enable_receiver; D_CRB := cmd_enable_transmitter;</pre>	<pre>cmd_enable_receiver : bits := bits(168018); cmd_enable_transmitter : bits := bits(168018);  8 bits, no parity W828_init : constant bits := bits(168078);  normal, 1 stop bit CS88_init : constant bits := bits(168888);  9600 baud, 1x and 1x  9600 baud, 1x and 1x  1hterrupt level 4, port A and portB !! VSCTOP : hirs := bits(vertor): </pre>
end init_port_B;	- Interrupt vector port A and port B !!



CHALM	IERS	Low level programming in Ada95	Roger Johansson
Sumr	nary		
.	Useful typ – We hav Bit manip – Ada typ it right. Declaring – Ada let underst Ada95 an – A full bl	De declarations ve seen register mappings and howto specify bit positions(location ulations and conversions be checking might seem frustrating, but following some simple rule I Input/Output memory locations and volatile entities 's you specify hardware register addresses in a way that is easy to tand and at the same time indisputable. Id the hardware – UART example lown device driver has been sketched.	s) s get
L5-EDA222			35