

Perifera och externa avbrott

Ur innehållet:

- NVIC - Nested Vectored Interrupt Controller
- Avbrott från interna periferienheter, ("Timers")
- EXTI - External Interrupt Configuration
- Avbrottsvippa med programstyrd återställning
- Pulsgenerator för periodiska avbrott


Läsanvisningar:

Arbetsbok kap 6.3, 6.6, 6.7

Målsättningar:


- Konfigurera NVIC för interna och externa periferikretsar
- Konfigurera EXTI för portpinne som en avbrottsingång (extern periferikrets)
- Programmera extern avbrottsvippa, och hantera vektoriserade avbrott

Tre grupper av avbrottskällor



NVIC – Kontrollerar alla avbrott

	offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic
NVIC_ISERx	0x000	SETENA[31:0]																																NVIC_ISER0
	0x004	SETENA[63:32]																																NVIC_ISER1
	0x008	Reservat																SETENA[81:64]																NVIC_ISER2
NVIC_ICERx	0x080	CLRENA[31:0]																																NVIC_CER0
	0x084	CLRENA [63:32]																																NVIC_CER1
	0x088	Reservat																CLRENA [81:64]																NVIC_CER2
NVIC_ISPRx	0x100	SETPEND[31:0]																																NVIC_ISPR0
	0x104	SETPEND [63:32]																																NVIC_ISPR1
	0x108	Reservat																SETPEND [81:64]																NVIC_ISPR2
NVIC_ICPRx	0x180	CLRPEND[31:0]																																NVIC_ICPR0
	0x184	CLRPEND [63:32]																																NVIC_ICPR1
	0x188	Reservat																CLRPEND [81:64]																NVIC_ICPR2
NVIC_IABRx	0x200	ACTIVE[31:0]																																NVIC_IABR0
	0x204	ACTIVE [63:32]																																NVIC_IABR1
	0x208	Reservat																ACTIVE [81:64]																NVIC_IABR2



Fem uppsättningar register för olika funktioner, men med samma struktur. Vår processor har 82 avbrottsgenererande enheter, alltså har varje registeruppsättning 82 bitar.

- Interrupt Set Enable Registers, NVIC_ISERx
- Interrupt Clear Enable Registers, NVIC_ICERx
- Interrupt Set Pending Registers, NVIC_ISEPRx
- Interrupt Clear Pending Registers, NVIC_ICPRx
- Interrupt Active Bit Registers, NVIC_IABRx

Bestäm register **x** och bitnummer **bit** i NVIC


För vektor IRQ= n ($n = 0..81$):

$$x = n/32$$

dvs. x kan vara 0,1,2

$$\text{bit} = n - (32 * x),$$

dvs. bit kan vara 0..31



offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic
0x000	SETENA[31:0]																																NVIC_ISER0
0x004	SETENA[63:32]																																NVIC_ISER1
0x008	Reserverat																SETENA[81:64]																NVIC_ISER2



Interna avbrott från periferekretsar




life.augmented

STM32F405xx
STM32F407xx

ARM Cortex-M4 32b MCU+FPU, 210DMIPS, up to 1MB Flash/192+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

Datasheet - production data



LQFP100 (14 x 14 mm)
LQFP144 (20 x 20 mm)
LQFP176 (24 x 24 mm)
WLCSP90
UFBGA176 (10 x 10 mm)

Features


- Core: ARM 32-bit Cortex™-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
 - Up to 1 Mbyte of Flash memory
 - Up to 192+4 Kbytes of SRAM including 64-Kbyte of CCM (core coupled memory) data RAM
 - Flexible static memory controller supporting Compact Flash, SRAM, PSRAM, NOR and NAND memories
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
 - 1.8 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - V_{DD} supply for RTC, 20x32 bit backup registers + optional 4 KB backup SRAM
- 3x12-bit, 2.4 MSPS A/D converters: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2x12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32-bit timers up to 168 MHz, each with up to 4

IC/OC/PWM or pulse counter and quadrature (incremental) encoder input


- Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
 - Cortex-M4 Embedded Trace Macrocell™
- Up to 140 I/O ports with interrupt capability
 - Up to 136 fast I/Os up to 84 MHz
 - Up to 138 5 V-tolerant I/Os
- Up to 15 communication interfaces
 - Up to 3 x I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/2 UARTs (10.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control)
 - Up to 3 SPIs (42 Mbit/s), 2 with muxed full-duplex I²S to achieve audio class accuracy via internal audio PLL or external clock
 - 2 x CAN interfaces (2.0B Active)
 - SDIO interface
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
 - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- True random number generator
- CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendar

Table 1. Device summary

Reference	Part number
STM32F405xx	STM32F405RG, STM32F405VG, STM32F405DG, STM32F405ZE, STM32F405CE
STM32F407xx	STM32F407VG, STM32F407VQ, STM32F407ZG, STM32F407VE, STM32F407ZE, STM32F407CE



Externa avbrott – via portpinnar från kretsar utanför enchipdsdatorn.



Exempel: Avbrottsvektor och bitnummer i NVIC för Timer 6

Vi letar upp TIM6 i vektortabellen.
Den första kolumnen anger
avbrottets nummer i NVIC, dvs. 54.
Kolumnen längst till höger anger
offset för avbrottsvektorns placering
i vektortabellen:

52	settable	OAR14	OAR14 global interrupt	0x0000 0110
53	settable	LIART5	LIART5 global interrupt	0x0000 0114
54	settable	TIM6_DAC	TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	0x0000 0118
55	settable	TIM7	TIM7 global interrupt	0x0000 011C
56	settable	DMA2_Stream0	DMA2_Stream0 global interrupt	0x0000 0120



Vi har alltså avbrottsnummer 54 och får:
 $x = 54/32 = 1$, dvs. register NVIC_ xxxx1

Bit = $54 - 32 = 22$

Dvs: bit 22 i registren NVIC_ xxxx1

offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic	
0x000																																		NVIC_ISER0
0x004																																		NVIC_ISER1
0x008																																		NVIC_ISER2
0x080																																		NVIC_CER0
0x084																																		NVIC_CER1
0x088																																		NVIC_CER2
0x100																																		NVIC_ISPR0
0x104																																		NVIC_ISPR1
0x108																																		NVIC_ISPR2
0x180																																		NVIC_ICPR0
0x184																																		NVIC_ICPR1
0x188																																		NVIC_ICPR2
0x200																																		NVIC_IABR0
0x204																																		NVIC_IABR1
0x208																																		NVIC_IABR2

Exempel:

Vi sammanfattar i makrodefinitioner för avbrottsvektor, registerdefinitioner och bitnummer:

Relokerad avbrottsvektor: $0x2001C000 + 0x118 = 0x2001C118$

IRQ	priority	name	description	vector offset
0	0	Reserved	Reserved for initial stack pointer	0x00000000
1	0	Reset	Reset	0x00000004
2	0	Non-Maskable Interrupt	Non-Maskable Interrupt. The NVIC Clock Security System (CSS) is linked to this NMI vector.	0x00000008
3	0	HardFault	HardFault	0x0000000C
4	0	MemManage	Memory management	0x00000010
5	0	BusFault	BusFault	0x00000014
6	0	UsageFault	UsageFault	0x00000018
7	0	SVCall	Supervisor call via SVK instruction	0x0000001C - 0x0000001F
8	0	Debug Monitor	Debug Monitor	0x00000020
9	0	Reserved	Reserved	0x00000024
10	0	Reserved	Reserved	0x00000028

NVIC
Nested vectored interrupt controller (0xE000E100)

För varje avbrott kontrollerat av NVIC finns följande funktioner:

- *Interrupt Set Enable Registers, NVIC_ISERx*
- *Interrupt Clear Enable Registers, NVIC_ICERx*

Bitposition:

`#define NVIC_TIM6_IRQ_BPOS (1<<22)`

`NVIC_ISER: 0xE000E100 + x*4`

`#define NVIC_TIM6_ISER ((volatile unsigned int *) 0xE000E104)`

`NVIC_ICER: 0xE000E180 + x*4`

`#define NVIC_TIM6_ICER ((volatile unsigned int *) 0xE000E184)`

`NVIC_ISPR: 0xE000E200 + x*4`


`#define NVIC_TIM6_ISPR ((volatile unsigned int *) 0xE000E204)`

`NVIC_ICPR: 0xE000E280 + x*4`

`#define NVIC_TIM6_ICPR ((volatile unsigned int *) 0xE000E284)`

`NVIC_IABR: 0xE000E300 + x*4`

`#define NVIC_TIM6_IABR ((volatile unsigned int *) 0xE000E304)`





Externa avbrott från periferikretsar




life.augmented

STM32F405xx
STM32F407xx

ARM Cortex-M4 32b MCU+FPU, 210DMIPS, up to 1MB Flash/192+4KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

Datasheet - production data



LQFP100 (14 x 14 mm)
LQFP144 (20 x 20 mm)
LQFP176 (24 x 24 mm)
WLCSP90
UFBGA176 (10 x 10 mm)

Features


- Core: ARM 32-bit Cortex™-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator™) allowing 0-wait state execution from Flash memory, frequency up to 168 MHz, memory protection unit, 210 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1), and DSP instructions
- Memories
 - Up to 1 Mbyte of Flash memory
 - Up to 192+4 Kbytes of SRAM including 64-Kbyte of CCM (core coupled memory) data RAM
- LCD parallel interface, 8080/6800 modes
- Clock, reset and supply management
 - 1.8 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - V_{bat} supply for RTC, 20x32 bit backup registers + optional 4 KB backup SRAM
- 3x12-bit, 2.4 MSPS A/D converters: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2x12-bit D/A converters
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Up to 17 timers: up to twelve 16-bit and two 32-bit timers up to 168 MHz, each with up to 4

IC/OC/PWM or pulse counter and quadrature (incremental) encoder input


- Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
 - Cortex-M4 Embedded Trace Macrocell™
- Up to 140 I/O ports with interrupt capability
 - Up to 136 fast I/Os up to 84 MHz
 - Up to 138.5 V-tolerant I/Os
- Up to 15 communication interfaces
 - Up to 3 x I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/2 UARTs (10.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control)
 - Up to 3 SPIs (42 Mbit/s), 2 with muxed full-duplex I²S to achieve audio class accuracy via internal audio PLL or external clock
 - 2 x CAN interfaces (2.0B Active)
 - SDIO interface
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI
 - 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII
- 8- to 14-bit parallel camera interface up to 54 Mbytes/s
- True random number generator
- CRC calculation unit
- 96-bit unique ID
- RTC: subsecond accuracy, hardware calendar

Table 1. Device summary

Reference	Part number
STM32F405xx	STM32F405RG, STM32F405VG, STM32F405DG, STM32F405CK, STM32F405CE
STM32F407xx	STM32F407VG, STM32F407VQ, STM32F407ZG, STM32F407VE, STM32F407ZE, STM32F407IE



Externa avbrott – via portpinnar från kretsar utanför enchipssdatorn.




M319620V3

Externa avbrott

En portpinne kan konfigureras som avbrottsingång via EXTI-modulen (External interrupt/event controller)

Detta möjliggör avbrott från enheter utanför enchipdatorn, *externa avbrott*




		settable	Source	Interrupt request for Cortex-M4
6	7	settable	SysTick	System tick timer
0	7	settable	WWDG	Window Watchdog interrupt
1	8	settable	PVD	PVD through EXTI line detection interrupt
2	9	settable	TAMP_STAMP	Tamper and TimeStamp interrupts through the EXTI line
3	10	settable	RTC_WKUP	RTC Wakeup interrupt through the EXTI line
4	11	settable	FLASH	Flash global interrupt
5	12	settable	RCC	RCC global interrupt
6	13	settable	EXTI0	EXTI Line0 interrupt
7	14	settable	EXTI1	EXTI Line1 interrupt
8	15	settable	EXTI2	EXTI Line2 interrupt
9	16	settable	EXTI3	EXTI Line3 interrupt
10	17	settable	EXTI4	EXTI Line4 interrupt
11	18	settable	DMA1_Stream0	DMA1 Stream0 global interrupt
12	19	settable	DMA1_Stream1	DMA1 Stream1 global interrupt

Vektorer för externa avbrottskällor

Avbrottsingångar konfigureras i tre steg

- SYSCFG-modulen används för att koppla en GPIO-pinne från någon port till en specifik avbrottslina (1 av 16) .
- EXTI-modulen programmeras.
- NVIC-modulen (Nested vectored interrupt controller) programmeras för att hantera avbrott från denna avbrottsvektor (NVIC_ISeRx).



Irq	Hanteringsrutin	Beskrivning
EXTI0_IRQn	EXTI0_IRQHandler	för IO-pinnar anslutna till avbrottslina 0
EXTI1_IRQn	EXTI1_IRQHandler	för IO-pinnar anslutna till avbrottslina 1
EXTI2_IRQn	EXTI2_IRQHandler	för IO-pinnar anslutna till avbrottslina 2
EXTI3_IRQn	EXTI3_IRQHandler	för IO-pinnar anslutna till avbrottslina 3
EXTI4_IRQn	EXTI4_IRQHandler	för IO-pinnar anslutna till avbrottslina 4
EXTI9_5_IRQn	EXTI9_5_IRQHandler	för IO-pinnar anslutna till avbrottslinor 5 till 9
EXTI15_10_IRQn	EXTI15_10_IRQHandler	för IO-pinnar anslutna till avbrottslinor 10 till 15

SYSCFG

EXTICRx används för att koppla IO-pinnar till processorns avbrottssystem

offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Register
0																																	SYSCFG_MEMRMP
4																																	SYSCFG_PMC
8																																	SYSCFG_EXTICR1
0xC																																	SYSCFG_EXTICR2
0x10																																	SYSCFG_EXTICR3
0x14																																	SYSCFG_EXTICR4
0x20																																	SYSCFG_CMPCR

EXTICRx är fyra kontrollregister med samma struktur:

offset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Register
8	EXTI3[3:0]				EXTI2[3:0]				EXTI1[3:0]				EXTI0[3:0]				SYSCFG_EXTICR1
	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	


Bitarna i EXTICRx bestämmer hur en IO-pinne dirigeras till någon av de 16 avbrottslinorna EXTI0..EXTI15 genom att motsvarande fält skrivs med fyra bitar.

Undantag: PK[15:8] används ej.

0000: PA[x]	0001: PB[x]	0010: PC[x]	0011: PD[x]	0100: PE[x]	0101: PF[x]
0110: PG[x]	0111: PH[x]	1000: PI[x]	1001: PJ[x]	1010: PK[x]	

Exempel:

Koppla pinne PC0 till “Extern avbrott 0”



offset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Register
8	EXTI3[3:0]				EXTI2[3:0]				EXTI1[3:0]				EXTI0[3:0]				SYSCFG_EXTICR1
	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

0000: PA[x]	0001: PB[x]	0010: PC[x]	0011: PD[x]	0100: PE[x]	0101: PF[x]
0110: PG[x]	0111: PH[x]	1000: PI[x]	1001: PJ[x]	1010: PK[x]	

```

*SYSCFG_EXTICR1 &= 0xFFF0;      /* Nollställ bitfältet */
*SYSCFG_EXTICR1 |= 0x0002;      /* 0010 -> EXTI0[3:0] */


```

EXTI-modul

Totalt finns det 23 olika möjliga avbrottslinor i EXTI-modulen, i STM32F407 används de 16 första för externa avbrott. Några av dessa har gemensam avbrottsvektor.

Irq	Hanteringsrutin	Beskrivning
EXTI0_IRQn	EXTI0_IRQHandler	för IO-pinnar anslutna till avbrottslina 0
EXTI1_IRQn	EXTI1_IRQHandler	för IO-pinnar anslutna till avbrottslina 1
EXTI2_IRQn	EXTI2_IRQHandler	för IO-pinnar anslutna till avbrottslina 2
EXTI3_IRQn	EXTI3_IRQHandler	för IO-pinnar anslutna till avbrottslina 3
EXTI4_IRQn	EXTI4_IRQHandler	för IO-pinnar anslutna till avbrottslina 4
EXTI9_5_IRQn	EXTI9_5_IRQHandler	för IO-pinnar anslutna till avbrottslinor 5 till 9
EXTI15_10_IRQn	EXTI15_10_IRQHandler	för IO-pinnar anslutna till avbrottslinor 10 till 15


Irq	Beskrivning
EXTI16	PVD utgång fast ansluten till EXTI016
EXTI17	RTC "Alarm event" fast ansluten till EXTI017
EXTI18	USB OTG FS "Wakeup event" fast ansluten till EXTI018
EXTI19	Ethernet "Wakeup event" fast ansluten till EXTI019
EXTI20	USB OTG HS "Wakeup event" fast ansluten till EXTI020
EXTI21	RTC "Tamper and TimeStamp" fast ansluten till EXTI021
EXTI22	RTC "Wakeup event" fast ansluten till EXTI022



offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Register
0																																	EXTI_IMR
4																																	EXTI_EMR
8																																	EXTI_RTSTR
0xC																																	EXTI_FTSR
0x10																																	EXTI_SWIER
0x14																																	EXTI_PR

Port pinnar Px 15 .. Px 0 (x=A,B,C,D,E,F)

EXTI– registren har samma struktur



EXTI_IMR (0x40013C00) Interrupt Mask Register

offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic
0																																	EXTI_IMR


Kontrollerar EXTI 15

Kontrollerar EXTI 0

Exempel: Tillåt avbrott från EXTI0

***EXTI_IMR |= 1;**

EXTI– triggfunktioner



EXTI_RTSR (0x40013C08) Rising Trigger Selection Register

offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic
8																																	EXTI_RTSR

Exempel: Generera avbrott då insignalen från den pinne som “routats” till EXTI6 går från 0 till 1, dvs “positiv flank”:

```
*EXTI_RTSR |= 1<<6;
```

EXTI_FTSR (0x40013C0C) Falling Trigger Selection Register

offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic
0xC																																	EXTI_FTSR


Exempel: Generera avbrott då insignalen från den pinne som “routats” till EXTI2 går från 1 till 0, dvs “negativ flank”:

```
*EXTI_FTSR |= 1<<2;
```


The diagram illustrates the connection between the PE0-7 bus and the IRQ FlipFlop v1.0 circuit. The top part shows a bus with eight PE signals (PE₇ to PE₀) and their corresponding status register bits (b₇ to b₀). The connections are as follows:

- PE₇ connects to RST2
- PE₆ connects to RST1
- PE₅ connects to RST0
- PE₃ connects to IRQ
- PE₂ connects to IRQ2
- PE₁ connects to IRQ1
- PE₀ connects to IRQ0


The bottom part shows a photograph of the IRQ FlipFlop v1.0 circuit board. The PE0-7 bus is connected to the board's header. The circuit includes a 74VHC125 octal buffer, a 74VHC123 monostable multivibrator, and a 74VHC163 3-bit counter. The output of the counter is connected to the IRQ output of the 74VHC125. The board also features a 10k pull-up resistor, a 100nF decoupling capacitor, and a 100k resistor.




IRQ-FlipFlop - funktion



Exempel: Aktivering och återställning av IRQ-signal (aktiv låg)



EXTI– ”software interrupt”



Avbrott kan också genereras av programvara.

Om avbrott är tillåtet för lina x, kan programvara ge detta avvaktande tillstånd genom att skriva '1' till motsvarande bit i EXTI_SWIER.


EXTI_SWIER (0x40013C10) Software Interrupt Event Register

offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic	
0x10										r	w	r	w	r	w	r	w	r	w	r	w	r	w	r	w	r	w	r	w	r	w	r	w	EXTI_SWIER

Exempel: Generera avbrott hos EXTI3

***EXTI_SWIER |= 1<<3;**

EXTI– "interrupt pending"



Om ett avbrott avvaktar är motsvarande bit 1 i EXTI_PR.

Men registret är också skrivbart och biten återställs till 0 genom att 1 skrivs till bitpositionen.


EXTI_PR (0x40013C14) Pending Register

offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	mnemonic
0x14																																	EXTI_PR

Exempel: Om ett avbrott avvaktar för EXTI15, "kvittera" (återställ) då detta.

```
if( *EXTI_PR & (1<<15) )
    *EXTI_PR |= 1<<15;
```

Konfigurering av *undantag*



Pseudoparallell exekvering - en enkel "TASK-switch"

En enkel applikation med fyra olika program, (*processerna*) p0, p1, p2 och p3

Växling mellan programmen utförs av ett överordnat program SV(*Supervisor*) vid ett avbrott från EXTI0 (bit 0).




```
"Processerna"...
void p0( void )
{
    while(1)
        *GPIO_ODR_LOW = 1;
}
void p1( void )
{
    while(1)
        *GPIO_ODR_LOW = 2;
}
void p2( void )
{
    while(1)
        *GPIO_ODR_LOW = 4;
}
void p3( void )
{
    while(1)
        *GPIO_ODR_LOW = 8;
}
```

Processerna tändar var sin diod i diodrampen, vi kan då tydligt se vilken process som körs...




Processtillstånd



Avbrotten kan också triggas manuellt eller periodiskt från FLIP-FLOP-kortet...




Vi har bara en CPU, som vi växlar mellan processerna. Processen kan därför befinna sig i olika *tillstånd*.



```
"Processerna"...
void p0( void )
{
    while(1)
        *GPIO_ODR_LOW = 1;
}
void p1( void )
{
    while(1)
        *GPIO_ODR_LOW = 2;
}
void p2( void )
{
    while(1)
        *GPIO_ODR_LOW = 4;
}
void p3( void )
{
    while(1)
        *GPIO_ODR_LOW = 8;
}
```

SV sköter initiering och växling



Task-switch

```
"Processerna"...
void p0( void )
{
    while(1)
        *GPIO_ODR_LOW = 1;
}
void p1( void )
{
    while(1)
        *GPIO_ODR_LOW = 2;
}
void p2( void )
{
    while(1)
        *GPIO_ODR_LOW = 4;
}
void p3( void )
{
    while(1)
        *GPIO_ODR_LOW = 8;
}
```

