


Arithmetic Logic Unit

function				operation
f_3	f_2	f_1	f_0	
0	0	0	0	RTN
0	0	0	1	$U=0$
0	0	1	0	$U=FD_{16}$
0	0	1	1	$U=FF_{16}$
0	1	0	0	$U=E$
0	1	0	1	$U=D_{1k} + C_{in}$
0	1	1	0	$U=D \vee E$
0	1	1	1	$U=D \wedge E$
1	0	0	0	$U=D \oplus E$
1	0	0	1	$U=D + C_{in}$
1	0	1	0	$U=D + FF_{16}$
1	0	1	1	$U=D + E + C_{in}$
1	1	0	0	$U=D + E_{1k} + C_{in}$
1	1	0	1	$U=D \ll 1 (C_{in})$
1	1	1	0	$U=(C_{in}) D \gg 1$
1	1	1	1	$U=(d_7) D \gg 1$





ALU control




Common clock CP

Memory




OE_{DS1}




LD_A

OE_A




LD_B

OE_B




LD_T

OE_T



LD_R

OE_R



LD I

LD A

LD T

LD X

LD Y

LD SP

LD PC

LD TA

LD R

LD CC

LD I

LD A

LD T

LD X

LD Y

LD SP

LD PC

LD TA

LD R

LD CC

LD I

LD A

LD T

LD X

LD Y


























LD SP

LD PC

LD TA

LD R

LD CC



FLIS PROCESSOR

Type 1, Version 2

Registers

A **X** **Y** **SP** **PC**

CC
I N V Z C

Address

auto

manual
+ +

$\bar{A}7\text{-}\bar{A}4$ $\bar{A}3\text{-}\bar{A}0$

Memory

display

modify set

$\bar{D}7\text{-}\bar{D}4$ $\bar{D}3\text{-}\bar{D}0$

Memory address

Memory data

Interrupt

Acknowledge

Request

Execute

reset
halt

run step

Input/Output

IN **FB** OUT IN **FC** OUT

FB OUT/FC IN

IRQ

GND

IO
Power
out

Connections

LU4-FLISP