# Graphics Hardware

Pulling .

05

### **Ulf** Assarsson

### **Graphics hardware – why?**

### • Often said to be "100x" faster than CPU.

- Reason: Simple to parallelize triangle rendering :
  - over individual triangles, pixels, (even over x,y,z,w, and r,g,b,a)
  - Hardware fixed functions: clipping, rasterizer, texture filtering, fragment-merge, ...

### • Current hardware:

- Triangle rasterization with programmable shading.
- Massive parallel general-purpose computations:
  - CUDA/OpenCL/Compute Shaders (~10.000 ALUs)
- AI computations:
  - ~500 tensor cores, each performing a 4x4-matrix mul+add.
- GPU Ray tracing:
  - NVIDIA RTX (via OptiX, Vulcan, Microsoft DXR api)
  - Although, can write your own GPU ray-tracer (e.g., CUDA or shader based)
    - or even WebGPU

### Perspective-correct interpolation of texture coordinates (and actually all screen-space-interpolated pervertex data)



#### Horizon Forbidden West, 2022

2 Days To Vegas – for Playstation 3

0


105.1


Steel Monkeys

CLASS 1 Game product

### **Perspective-correct texturing**

How is texture coordinates interpolated over a triangle?Linearly?






#### **Linear interpolation**

#### **Perspective-correct interpolation**

- Perspective-correct interpolation gives foreshortening effect!
- Hardware does this for you, but you need to understand this anyway!



### **Recall the following**


Vertices are projected onto screen by non-linear transform. Hence, tex coords cannot be linearly interpolated in screen space (just like a 3Dposition cannot be).

 Perspective projection introduces a non-linear transform by the homogenization step:

- Projection:  $\mathbf{p} = \mathbf{M}\mathbf{v}$
- After projection  $p_w$  is not 1!
- Homogenization:  $(p_x/p_w, p_y/p_w, p_z/p_w, 1)$
- Gives (x, y, z, 1), where x, y are the screen-space coordinates and z is depth

$$\mathbf{p} = \mathbf{M}\mathbf{v} = \begin{bmatrix} \hat{a}_{c} & 1 & 0 & 0 & 0 & 0 & \hat{c}_{c} & v_{x} & \hat{c} & v_{x} & \hat{c} \\ \hat{c}_{c} & 0 & 1 & 0 & 0 & \hat{c}_{c} & v_{y} & \hat{c} & c & v_{y} & \hat{c} \\ \hat{c}_{c} & 0 & 0 & 1 & 0 & \hat{c}_{c} & v_{y} & \hat{c} & = \hat{c} & \hat{c} \\ \hat{c}_{c} & 0 & 0 & 1 & 0 & \hat{c}_{c} & v_{z} & \hat{c} & v_{z} & \hat{c} \\ \hat{c}_{c} & 0 & 0 & -1/d & 0 & \hat{g}_{c}^{c} & 1 & \hat{g} & \hat{c} & -v_{z}/d & \hat{g} \end{bmatrix}$$

### **Perspective-correct interpolation**



- Linear interpolation in screen space does not work for u,v
- Why:
  - We have applied a non-linear transform to each vertex position (x/w, y/w, z/w, w/w).
    - Non-linear due to 1/w factor from the homogenisation
    - Surprisingly, we can screen-space interpolate any vertex attribute a/w (including 1/w) perspective correctly.
      - For a proof, see Jim Blinn,"W Pleasure, W Fun", IEEE Computer Graphics and Applications, p78-82, May/June 1998

#### • Solution:

 Interpolate (u/w, v/w, 1/w), from each vertex, where w is from homogeneous coordinate (x,y,z,w). (Screen-space coord is (x/w, y/w, z/w, 1))

• Then at each pixel, get u<sub>i</sub>,v<sub>i</sub> as:

$$- w_i = 1 / (1/w)_i$$


 $- u_i = (u/w)_i * w_i$ 

$$- v_i = (v/w)_i * w_i$$

 $(U_2/W_2, V_2/W_2, 1/W_2)$ (u/w)<sub>i</sub> , (v/w)<sub>i</sub> , (1/w)<sub>i</sub>  $(u_1/w_1, v_1/w_1, 1/w_1)$ (40 mo, Vomo, 1/mo)

Shading is automatically interpolated this way too (though, not as annoying as textures). Perspective correct interpolation nowadays handled automatically by the GPU.

### **Perspective-correct interpolation**




"Intuitive explanation" (but not proof):

- Linear interpolation in screen space does not work for u,v
- Why:
  - We have applied a non-linear transform to each vertex position (x/w, y/w, z/w, w/w).
    - Non-linear due to 1/w factor from the homogenisation

#### • Solution:

- We must apply the same non-linear transform to u,v as for x,y,z
  - E.g. (u/w, v/w). This can now be correctly screenspace interpolated since it follows the same non-linear (1/w) transform (and interpolation) as (x/w, y/w, z/w).
  - So, linearly interpolate (u/w, v/w, 1/w), which is computed in screenspace at each vertex.
  - Then at each pixel:
    - $u_i = (u/w)_i / (1/w)_i$
    - $v_i = (v/w)_i / (1/w)_i$

### **Perspective-correct interpolation**



- Or intuitive explanation 2 (but not proof):
- Homogeneous space and model/world space are linear spaces (as opposed to the perspective division in the screen-space transform)
- Why we can screen-space interpolate any attribute a/w perspective correctly:
  - Let (x,y,z,w) be the vertex' homogeneous coordinate (after mult. with the modelViewProjectionMatrix).
  - Then (x/w, y/w, z/w, 1) is its screen-space position.
  - In screen-space, if we linearly interpolate between the vertices  $\left(\frac{x_0}{w_0}, \frac{y_0}{w_0}, \frac{z_0}{w_0}\right), \left(\frac{x_1}{w_1}, \frac{y_1}{w_1}, \frac{z_1}{w_1}\right), \left(\frac{x_2}{w_2}, \frac{y_2}{w_2}, \frac{z_2}{w_2}\right).$
  - we know we could transform back the interpolated position  $\left(\frac{x_i}{w_i}, \frac{y_i}{w_i}, \frac{z_i}{w_i}\right)$  to homogeneous space if we had  $w_i$  to muliply with.
    - We see that we can interpolate any value a/w correctly over the triangle, if we have  $w_i$ . Hence, we also need  $w_i$  perspective-correctly interpolated.
  - So... we can correctly interpolate  $1/w_i$ . Then, we get  $w_i=1/(1/w)_i$

# **Overview of GPU architecture**

#### -History and evolution

- GPU design: Several **cores** consisting of many **ALU**s (NVIDIA terminology: **Streaming Multiprocessors (SMs)** of many **cores**
- GPU vs CPU

#### Some major take-aways:

To speedup computations, the GPU uses **parallelism** by using 10.000's of ALUs. Then, however, RAM memory **bandwidth** becomes a severe problem to feed all ALUs with data. This problem is remedied by for instance:


- using the **fastest most expensive RAM** memory technology, e.g., GDDR instead of DDR..., where GDDR optimizes for bandwidth rather than latency.
- by using more separate memory buses than CPUs, e.g., 4-6 vs 2-4.
- using cache hierarchies, thread swapping, etc...

Still, the huge gap between compute performance and RAM memory performance is a large problem.

Hence, our GPU programs are typically (or at least **very** often) memory-bandwidth bound rather than compute bound.

#### Background: Graphics hardware architectures


- Evolution of graphics hardware has started from the end of the pipeline
  - Rasterizer stage was put into hardware first (most performance to gain from this)
  - Then the geometry stage
  - The Application stage will not be 100% put into GPU hardware (?)
    - Reason: CPUs are better at nonparallel problems, like game logic.
- Two major ways of getting better performance:
  - Pipelining
  - Parallellization
  - Combinations of these can be used




Geometry stage (G = geometry units) Rasterizer stage R = rasterizer units P = pixel units (pixel shading + blending)


#### **CHALMERS**

#### Department of Computer Engineering





### **Graphics Processing Unit - GPU**



# MUDIA Maxwell (GTX 980)

ADDADADADADADA

GPU: 16 cores Core: 128 ALUs => 2048 ALUs

SIMD = Single Instruction Multiple Data SIMD width n (#ALUs = n) means computing n same ops in 1 instr:

 $a_0 = b_0 + c_0$ 

 $a_n = b_n + c_n$ 

E.g: 128 pixels execute the same fragment-shader instruction.

TerminologyCPU:CoreALU (SIMD lane)NVIDIA:Streaming<br/>Multiprocessor (SM)CoreAMDCompute unitstream processors

BARABARA SUBSERN BARABARA NABELESS ANALYSESS DESCRIPTIONS DESCRIPTION AND ADDRESS ADDRESS ADDRESS BERNELDE BERNELEE STATES STATES NUMBER OF STREET STREET, STREE STATES AND ADDRESS NAMES AND ADDRESS ADDRESS ADDRESS ANDRESS SUBJERS SERVICE SUBJERS ASSESSES AND ADDRESS NUMBERS SUCCESS SECTION SUBSECTS REPRESENT REPRESENT **BREAKS** HERESHER REALESS NAMES AND ADDRESS ADDRESS ADDRESS **HENRYNN** NUMBER OF STREET NAMES OF ADDRESS ADDRESS ADDRESS NAMES AND ADDRESS AND ADDRESS NAMES AND ADDRESS ADDRESS ADDRESS

11 0 73 x x x x 0 11 0 73 x x x x 0 11 1

NAME O NAME AND A DESCRIPTION OF THE OWNER OF

NO. OF STREET, STREET,

**BREAKSNEE** 

STREET, STREET

THE OWNER WATCHING.

**BREAK** 

10.00 10.00 10.00 10.00

**ANNANAN** 

THE REAL PROPERTY.

BRANNSSE.

NAMESAND DESCRIPTION DESCRIPTION NAMES AND ADDRESS ADDRESS ADDRESS ADDRESS ADDRESS TANANANA DEPENDENT DEPENDENT NAMES AND ADDRESS ADDRESS STRATEGY NUMBERS STATIST STREET, STREET, INCOMPANY DISTRICT INCOMENTS INCOMENTS INCOMENTS MANANANA ANANANANA MANANANA MANANANA NUMBERS SANDARD SERVICES SERVICES NUMBERS ADDRESS ANNOUND ADDRESS STREETS AND AND NUMBERS SUBJEST SUBJEST SUBJEST

E 0 11 222 11 200000


STATES TATES AND ADDRESS AND ADDRESS NAMES AND ADDRESS ADDRESS ADDRESS DESIGNATION DESIGN NAMES OF A PARTY OF A 101003-0010-0010-0010 THE OWNER WHEN THE OWNER WHEN THE OWNER WHEN THE OWNER OWNER WHEN THE OWNER OWNER OWNER OWNER OWNER OWNER OWNER SECTIONS INCOMENTS MANAGERS SECONDERS THE OWNER WHEN THE NUMBER OF TAXABLE PARTY OF TAXABLE PARTY. NAMES AND ADDRESS. BREAKS BREAKS NUMBERS OF STREET, STR NAMES ADDRESS OF TAXABLE PARTY OF TAXABL NUMBER OF STREET **NUMERONN 20000000** NUMBER OF STREET, STRE STATES STATES NUMBER OF STREET BERNENE TRANSPORT THE REPORT OF THE PARTY OF THE NUMBERS SUCCESSION SUCCESSION STREETING ST NUMBER OF STREET STREETED DISTRICT NAMES AND ADDRESS ADDRESS ADDRESS NUMBER OF STREET TRADUCTOR DESCRIPTION 1212121212121 NANANANA MANANANA MANANANA MANANANA MERSONS ANALYSIS SERVICE STREET STREETS STREETS MANAGEME DESCRIPTION NUMBER OF STREET, STRE NUMBERS STATES ADDRESS ADDRESS NUMBERS AND ADDRESS ADDRESS ADDRESS INSTRUCT STREET ANNALSSA DESCRIPTION OF A DESCRIPTION OF DESCRIPTION DESCRIPTION DESCRIPTION

#### CHALMERS

16 Cores ("SMM") 2MB L2 cache 64 output pixels / clock (i.e., 64 ROPs) 2048 ALUs ("cores") ~6 Tflops

Each Core:

- 128 ALUs
- 96KB L1 cache
- 8 TexUnits
- 32 Load/Store units for access to global memory



# NVIDIA Pascal GP100 (GTX 1080 / Titan X)

**NVIDIA**.

H 330

3584 ALUs 11 Tflops 15.3Btrans. 16 GB Ram 4MB L2 ~64KB L1 256KB regs/SM 224 tex units

Department of Computer 2016 ng



SM

#### GAMER NEXUS

ing



# NVIDIA Volta GV100

2018 (Dec. 2017)



# NVIDIA Volta GV100



# NVIDIA Turing TU102

2018

GPU: 36 cores Core: 128 ALUs => 4608 ALUs + ~550 tensor cores + 72 RT cores 18.6 billion transistors

## NVIDIA Turing TU102

2018


**TURING TU102** 



NVIDIA Turing TU102

Hardware Acceleration Replaces Software Emulation






also fast BVH build

# NVIDIA Ampere

GPU: 82 cores Core: 128 ALUs => 10496 ALUs + ~328 tensor cores + 82 RT cores 28.3 billion transistors



# NVIDIA

SM

Tex

Regis

Warp

Disp

Regis

				132 FP32 F
	INT32 INT	132 FP32 F		
	GPC	GigaThread	INT32 INT	[32] FP32 F
	TPC TPC TPC TPC TPC TPC TPC SM	TPC TPC		
			INT32 IN1	FP32 F
	▙ ▙▙▕▏፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟፟		INT32 INT	FP32 F
			INT32 INT	132 FP32 F
	SM SM SM SM SM SM SM	SM SM	INT32 INT	732 FP32 F
H Henroy Controller			INT32 INT	132 FP32 F
	┻╺┺┻╷╽┻┻╺┻┻╺┻┻╺┻┻╺┻╸	╴┹╨╴╨		.D/ LD/ ST ST
				31 31
				Warp
HBM2 roller	L2 Cache	6M		Dis
				Regi
GPU: 82 cores				132 FP32 F
	SM: 35 Tflops			
Core: 128 ALUs	1		INT32 INT	FP32 F
SM SM SM SM SM SM SM SM	Tensor: 143 Tflops:		INT32 INT	132 FP32 F
$\Rightarrow$ 10496 ALUs	RT: 69 Tflops		INT32 INT	732 FP32 F
<sup>™</sup> ~128KB L1\$	Sum: ~250 Tflops.		INT32 INT	132 FP32 F
				132 FP32 F
$+ \sim 328$ tensor cores	DIT9 -11 fr (24			132 FP32 F
	• INT8 allows for 624	•.1	INT32 INT	132 FP32 F
+ 82 RT cores	TOPS (1248 TOPS w	1th		.D/ LD/
28.3 billion transistors	sparsity).		ST :	ST ST
		1010		

•

29

INT4 doubles that to 1248 / 2496 TOPS.

	L1 Instruction Cache					
L0 In	struction C	ache	L0 Instruction Cache			
) Sch	eduler (32 t	hread/clk)	Warp Scheduler (32 thread/clk)			
patch	Unit (32 th	read/clk)	Dispatch Unit (32 thread/clk)			
ster File (16,384 x 32-bit)		4 x 32-bit)	Register File (16,384 x 32-bit)			
P32	FP64	TENSOR CORE	INT32 INT32 FP32 FP32 FP64			
P32	FP64		INT32 INT32 FP32 FP32 FP64			
P32	FP64		INT32 INT32 FP32 FP32 FP64			
P32	FP64		INT32 INT32 FP32 FP32 FP64 TENSOR CORE			
P32	FP64	256 FP16/FP32	INT32 INT32 FP32 FP32 FP64			
P32	FP64	FMA per clock	INT32 INT32 FP32 FP32 FP64			
P32	FP64		INT32 INT32 FP32 FP32 FP64			
P32	FP64		INT32 INT32 FP32 FP32 FP64			
LD/ ST	LD/ LD/ ST ST	LD/ ST ST SFU	LD/ LD/ LD/ LD/ LD/ LD/ LD/ LD/ ST			
L0 In	struction C	ache	L0 Instruction Cache			
_	struction C eduler (32 t		L0 Instruction Cache Warp Scheduler (32 thread/clk)			
Sch		hread/clk)				
Sch	eduler (32 t	hread/clk) read/clk)	Warp Scheduler (32 thread/clk)			
o Sch patch ster l	eduler (32 t Unit (32 th	hread/clk) read/clk)	Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk)			
Sch patch ster I	eduler (32 t 1 Unit (32 th File (16,384	hread/clk) read/clk)	Warp Scheduler (32 thread/clk) Dispatch Unit (32 thread/clk) Register File (16,384 x 32-bit)			
Sch patch ster l P32	eduler (32 t Unit (32 th File (16,384 FP64	hread/clk) read/clk)	Warp Scheduler (32 thread/clk)         Dispatch Unit (32 thread/clk)         Register File (16,384 x 32-bit)         INT32 INT32       FP32         FP32       FP64			
Sch patch ster   P32 P32 P32	eduler (32 t Unit (32 th File (16,384 FP64 FP64	hread/clk) read/clk) 4 x 32-bit)	Warp Scheduler (32 thread/clk)           Dispatch Unit (32 thread/clk)           Register File (16,384 x 32-bit)           INT32 INT32 FP32 FP32 FP32 FP64           INT32 INT32 FP32 FP32 FP64			
Sch	eduler (32 t Unit (32 th File (16,384 FP64 FP64 FP64	hread/clk) read/clk)	Warp Scheduler (32 thread/clk)         Dispatch Unit (32 thread/clk)         Register File (16,384 x 32-bit)         INT32 INT32         FP32 FP32         FP64         INT32 INT32         FP32 FP32         FP64         INT32 INT32         FP32 FP32         FP64			
9 Sch patch ster P32 P32 P32 P32 P32	eduler (32 t Unit (32 th File (16,384 FP64 FP64 FP64 FP64	hread/clk) read/clk) 4 x 32-bit)	Warp Scheduler (32 thread/clk)           Dispatch Unit (32 thread/clk)           Register File (16,384 x 32-bit)           INT32 INT32         FP32 FP32         FP64           INT32 INT32         FP32 FP32         FP64         TENSOR CORE           INT32 INT32         FP32 FP32         FP64         TENSOR CORE			
Sch patch ster I P32 P32 P32 P32	eduler (32 t Unit (32 th File (16,384 FP64 FP64 FP64 FP64 FP64	hread/clk) read/clk) 4 x 32-bit)	Warp Scheduler (32 thread/clk)           Dispatch Unit (32 thread/clk)           Dispatch Unit (32 thread/clk)           Register File (16,384 x 32-bit)           INT32 INT32         FP32         FP64			
P32 P32 P32 P32 P32 P32 P32 P32 P32 P32	eduler (32 t Unit (32 th File (16,384 FP64 FP64 FP64 FP64 FP64 FP64	hread/clk) read/clk) 4 x 32-bit)	Warp Scheduler (32 thread/clk)           Dispatch Unit (32 thread/clk)           Dispatch Unit (32 thread/clk)           Register File (16,384 x 32-bit)           INT32         FP32         FP64           INT32         INT32         FP32         FP64			
Sch patch ster   P32 P32 P32 P32 P32	eduler (32 t Unit (32 th File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64	hread/clk) read/clk) 4 x 32-bit)	Warp Scheduler (32 thread/clk)           Dispatch Unit (32 thread/clk)           Dispatch Unit (32 thread/clk)           Register File (16,384 x 32-bit)           INT32 INT32         FP32 FP32         FP64           INT32 INT32         FP32 FP32         FP64         FP64         FP64			
> Sch           patch           ster           :P32           :P32	eduler (32 t Unit (32 th File (16,384 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP6	hread/clk) read/clk) 4 x 32-bit) TENSOR CORE LD/ ST LD/ SFU	Warp Scheduler (32 thread/clk)           Dispatch Unit (32 thread/clk)           Dispatch Unit (32 thread/clk)           Register File (16,384 x 32-bit)           INT32         FP32         FP64           INT32         INT32         FP32			


### NVIDIA Ada Lovelace

2022

C

**DVIDIA** 


NVIDIA ADA LOVELACE 76 Billion Transistors | TSMC 4N Process | Micron G6X Memory



**Shaders** New Streaming Multiprocessor 90 Shader TFLOPs 2X Power Efficiency

GPU: 144 cores Core: 128 ALUs => 18432 ALUs + ~576 tensor cores + 144 RT cores 76.3 billion transistors


### NVIDIA Ada Lovelace



# **Graphics Hardware History**

# Direct View Storage Tube:

- Created by Tektronix (early 70's)
  - -First with "frame buffer" (moveto/lineto)
  - -Did not require constant refresh
  - -Standard interface to computers
    - Allowed for standard software
    - Plot3D in Fortran
  - -Relatively inexpensive
    - Opened door to use of computer graphics for CAD community
  - 4096 \* 4096 addressable points (4096 \* 3120 viewable).



### Tektronix 4014

### **Graphics Hardware History - functionality**

- 80's:
  - linear interpolation of color over a scanline
  - Vector graphics
  - Sprite scalers / Super scalers Sega, NeoGeo (1990)...
- 91' Super Nintendo,
  - Rasterization of 1 single 3D rectangle per frame (FZero)
- 95-96': Playstation 1, 3dfx Voodoo 1
  - Rasterization of whole triangles (Voodoo 2, 1998)
- 99' Geforce (256)
  - Transforms and Lighting (geometry stage)
- 02' 3DLabs WildCat Viper, P10
  - Pixel shaders, integers,
- 02' ATI Radion 9700, GeforceFX
  - Vertex shaders and **Pixel shaders** with floats
- 06' Geforce 8800 also unified architecture (Radion already was).
  - Geometry shaders, integers and floats, logical operations
- Then: More general multiprocessor systems, higher SIMD-width, more cores
- 09' Tesselation Shaders (Direct3D '09, OpenGL '10). (ATI 2007)
- 17' Tensor cores
- 18' RT cores, Mesh Shaders







### **Graphics Hardware History - specs**

2001 – GeForce3: 600-800 pipeline stages! 57 million transistors.

– First Pentium IV: 20 stages, 42 million transistors,

E.g., since 2004:

- #trans: ~200x increase
- Bandwidth:  $\sim 30x$
- Clock freq:  $\sim 2x$


- 2004 ATI X800: 165M transistors
- 2005 ATI X1800: 320M trans, 625 MHz, 750 Mhz mem, 10Gpixels/s, 1.25G verts/s

2004 – GeForce 6800: 222 M transistors, 400 MHz, 400 MHz core/550 MHz mem

- 2005 GeForce 7800: 302M trans, 13Gpix/s, 1.1Gverts/s, 430 MHz core, mem bw 54GB/s, 650MHz(1.3GHz)
- 2006 GeForce 8800: 681M trans, 39.2Gpix/s, 10.6Gverts/s, 612/1500 MHz core, 103.7 GB/s, 1080/2160GDDR3
- 2008 Geforce 280 GTX: 1.4G trans, 65nm, 602/1296 MHz core, 142GB/s, 1107(\*2)MHz mem, 48Gtex/s
- 2007 ATI Radeon HD 5870: 2.15G trans, 40nm, 850 MHz, 153GB/s, GDDR5, 256bit mem bus,
- 2010 Geforce GTX480: 3Gtrans, 700/1401 MHz core, Mem 177.4GB/s, 1.848G(\*2)GHz, 384bit mem bus, 40Gtex/s
- 2011 GXT580: 3Gtrans, 772/1544, Mem: 192.4GB/s, 2004/4008 MHz, GDDR5, 384bit mem bus, 49.4 Gtex/s
- 2012 GTX680: 3.5Gtrans (7.1 for Tesla), 1006/1058, 192.2GB/s, 6GHz GDDR5, 256-bit mem bus.
- 2013 GTX780: 7.1G, core clock: 837MHz, 336 GB/s, Mem clock: 6GHz GDDR5, 384-bit mem bus
- 2014 GTX980: 7.1G?, core clock: ~1200MHz, 224GB/s, Mem clock: 7GHz GDDR5, 256-bit mem bus
- 2015 GTX Titan X: 8Gtrans, core clock: ~1000MHz, 336GB/s, Mem clock: 7GHz GDDR5, 384-bit mem bus
- 2016 Titan X: 12/15Gtrans, core clock: ~1500MHz. 480GB/s. Mem clock: 10Gbps GDDR5X, 4096-HBM2
- 2018 Nvidia Volta: 21.1Gtrans, core clock: ~1500MHz. 600GB/s, Mem: 14Gbps 4096-bit HBM2 (or GDDR6)
- 2020 Nvidia Ampere: 54 Gtrans, ~1500MHz, 1008 GB/s, Mem: 21Gbps, 4096-bit HBM2, (or GDDR6)
- 2022 Nvidia Ada Lovelace: 76 Gtrans, 2.2-2.5 GHz, 1008 GB/s, Mem: 21Gbps, GDDR6X, 384-bit mem bus

Lesson learned: #trans doubles ~per 2 years. Core clock increases slowly. Mem clock –increases with new technology DDR2, DDR3, GDDR5/6, HBM2, GDDR6X. We use the fastest memory available, despite costs.

- We want as fast memory as possible! Why?
  - Parallelization can cover for slow core clock. Parallelization more energy efficient than high clock frequency; power consumption is proportional to freq<sup>2</sup>.
  - Memory transfers are often the bottleneck




~16.384 ALUs à 1 float.op/clock => 64KB/clock cycle

~2.2GHz core clock => 144 TB/s request

We have ~1TB/s. Hence, would need to do ~144 computations between each RAM–read/write. Ameliorated by L1\$ + L2\$ + latency hiding (warp switching) but still a main problem!

#### Roughly Intel i9

# CPU - 2021



- ~16 cores à 8 SIMD floats
- With 16 cores à 8 floats ⇒ We want **512** bytes/clock (e.g. from RAM).
- 3GHz CPU => **1.5** TByte/s.

(In addition x2, both for GPU & CPU, since:

r1 = r2 + r3;)

We only have **100** GB/s due to cheaper DDR4 RAM and only 4x64 bits buses.

Solved by \$-hierarchy + registers + thread switching

- Wish: GPU 144TB/s vs CPU 1.5 TB/s  $\approx$  100x diff.
- You could say bandwidth is 2 orders of magnitude more important on GPU than CPU, due to
  parallelism. And GPU is ~10x more bandwidth limited than CPU (GPU has 10x higher bandwidth).

## Memory bandwidth usage is huge!!

- On top of that, it is hard to reach theoretical max bandwidth performance.
- However, there are many techniques to reduce bandwidth usage:
  - Texture caching with prefetching (special L1/L2 texture caches)
  - Texture compression
  - Hierarchical Z-occlusion testing
    - E.g., for every 8x8 pixel block of frame buffer, store its  $z_{min}$ ,  $z_{max}$ .
      - If triangle is drawn behind pixel block, skip rasterize it.
      - If triangle is drawn in front, skip accessing 8x8 individual z-values.



# Taxonomy of hardware design

for how to resynchronize (sort) parallelized work.

Outputs to frame buffers must respect incoming triangle order.


Take-aways: Sort-first, Sort-middle, Sort-Last Fragment, Sort-Last Image

## **Taxonomy of Hardware**

- We can do many computations in parallel:
  - Pixel shading, vertex shading, geometry shading
- But result on screen must be as if each triangle were rendered one by one in their incoming order (according to OpenGL spec)
  - I.e., for every pixel, the rasterized fragments must be merged to the buffers in the original input triangle order
  - E.g., for blending/transparency, (z-culling + stencil test)
- Hence, results need to be sorted somewhere before reaching the screen...

## **Taxonomy** of hardware


- Need to sort the results of the parallelization
  - to respect triangle's render order
- Gives four major architectures:
  - Sort-first
  - Sort-middle
  - Sort-Last Fragment
  - Sort-Last Image



• Will describe these briefly. Sort-last fragment is most common in commercial hardware

G = geometry units R = rasterizer units P = pixel units (pixel shading + blending)

#### Functional layout of the graphics pipeline and relation to a graphics card:




ROP = Raster Operation Pipeline. Merges fragment results with frame buffer content.


**D**isplay

#### Sorting/dividing work to parallel execution units.





- Sorts primitives before geometry stage
  - E.g., screen in divided into large regions
    - Blocks or scanlines or separate displays.
  - A separate pipeline is responsible for each region (or many)
- Not explored much at all, since:
  - Poor load balancing if uneven triangle distribution between regions.
  - Vertex shader can change triangle position
  - GPUs are not pipelined like this any longer




G = geometry units R = rasterizer units P = pixel units (pixel shading + blending)

## Sort-Middle




- Sorts betwen G and R stage
  - i.e., after vertex and geometry shader
  - Pretty natural, since after G, we know the screen-space positions of the triangles
- Older cheaper hardware used this
  - Examples include InfiniteReality (from SGI) KYRO architecture (from Imagination)
- Spreads work arbitrarily among G pipelines
- Then depending on screen-space position, sort to different R's
  - Screen can be split into "tiles". For example:
    - Rectangular blocks (8x8 pixels)
    - Or every n scanlines
- The R is responsible for rendering inside tile
- Bads (same as Sort-First):
  - A triangle can be sent to many Rasterizer units depending on overlap (over tiles)
  - May give poor load balancing if triangles are unevenly distributed over the screen tiles




## **Sort-Last Fragment**

- Sorts between R and P
  - After rasterization
- Most graphics cards use this somehow.
  - Each pixel block is responsible for sorting its fragments according to original triangle render order.
    - One typical block size: 4x8 pixels
- Example how it could work inside P:
  - Take pixel block from its queue, based on triangle order
    - test hiearchical z-culling
    - execute shaders
    - do Fragment Merge
- Good load balancing for all stages before R.
- Small pixel blocks give good load balancing on screen
- With triangle sizes roughly similar to block sizes, there are not so many more blocks to sort vs sorting triangles in Sort-First and Sort-Middle.




## Sort-Last Image

- Sorts after entire pipeline
  - So each vertical "GRP" pipeline has a separate frame buffer for entire screen (Z and color)
  - Typically: one whole graphics card per vertical "GRP" pipeline.



- After all primitives have been sent to the pipeline, the zbuffers and color buffers are merged into one color buffer
- Can be seen as a set of independent pipelines, e.g. a network of computers with a GPU per machine.
- Has been used in research, but not much commerically.
- Problematic for transparency since frame buffers can't just be merged for correct alpha blending
  - since all transparent triangles should be blended back-to-front.

#### Functional layout of the graphics pipeline and relation to a graphics card:





## The history implies the future


- Cell 2005, Sony Playstation 3
  - 8 cores à 4-float SIMD, 256KB L2 cache/core, 3.2 GHz
- NVIDIA 8800 GTX Nov 2006
  - 16 cores à 8-float SIMD (GTX 280 30 cores à 8, june '08)
  - 16 KB L1 cache, 64KB L2 cache
  - 1.2-1.625 GHz
- NVIDIA Fermi GF100 2010, (GF110 2011)
  - 16 cores à 2x16-float SIMD (1x16 double SIMD)
  - 16/48 KB L1 cache, 768 KB L2 cache
- NVIDIA Kepler 2012 16 cores à 2x3x16=96 float SIMD
- NVIDIA Kepler 2013 16 cores à 2x6x16=192 float SIMD
- NVIDIA Titan X 2016 60 cores à 2x4x8=64 float SIMD
- NVIDIA Volta 2018 84 cores à 64 float SIMD + 640 tensor cores (16-bit matrix mul+add)
   NVIDIA Turing 2018 36 cores à 128 float SIMD + ~550 tensor cores (16-bit matrix mul+add) + 72 RT cores
- NVIDIA Ampere 2020 82 cores à 128 ALUs + ~328 tensor cores + 82 RT cores
- NVIDIA Ada Lovelace 2022 144 cores à 128 ALUs + ~576 tensor cores + 144 RT cores

## If we have time...


# How create efficient GPU programs?


# Answer: coallesced memory accesses


# **Graphics Processing Unit - GPU**



## **Graphics Processing Unit - GPU**








# Low level APIs for GPU programming

#### • CUDA

- C++ compiler
- Works best for NVIDIA GPUs
- CUDA SDK
  - Numerous examples and documentation (most for single GPU)
  - Has most functionality
- OpenCL
  - C compiler
  - Platform independent
    - AMD
    - NVIDIA
  - Less control/functionality than CUDA
- Compute Shaders (DirectX, OpenGL).

# CUDA

- A kernel (=CUDA program) is executed by 100:s-1M:s threads
  - A "warp" = 32 threads, one thread per ALU
  - Warps (one to ~32) are grouped into one block
  - Block: executed on one core
    - One to 48 warps execute on a core



Read coalesced blocks

• Global mem accesses.


### One transaction:

Bandwidth to GPU RAM is the most precious resource, so two transactions is often bad.

### Two transactions:

Global memory instructions support reading or writing words of size equal to 1, 2, 4, 8, or 16 bytes. Any access (via a variable or a pointer) to data residing in global memory compiles to a single global memory instruction if and only if the size of the data type is 1, 2, 4, 8, or 16 bytes and the data is naturally aligned (i.e., its address is a multiple of that size).

56



Aligned and non-sequential										
Addresses:	96	128	3 10	50	192	22	24	25	56	288
Threads: 0 ···· 31										
Compute capability:			1.0 and 1.1		1.2 and 1.3		2.0			
Memory transactions:			Uncached					Cached		
			8 x 32B 8 x 32B	at 128 at 160		64B at 64B at		1 x 1	28B a	t 128
			8 x 32B	at 192	1 X	U4D dl	192			
			8 x 32B	at 224						




Figure G-1. Examples of Global Memory Accesses by a Warp, 4-Byte Word per Thread, and Associated Memory Transactions Based on Compute Capability


# **Efficient Programming**

- If your program can be constructed this way, you are a winner!
- More often possible than anticipated ullet

19

5

- Stream compaction ۲
- Prefix sums ۲
- Sorting ullet



Fermi: 16 multi-processors à 2x16 SIMD width

5 100 1 63 79


19 63 79 100

input

**Beyond Programmable Shading** 


#### **CHALMERS**

#### **Department of Computer Engineering**





## Shaders and coallesced memory accesses

- Each core (e.g. 128-SIMD) typically executes the same instruction per clock cycle for either a:
  - Vertex shader:
    - E.g. 128 vertices
  - Geometry shader
    - E.g. 128 triangles
  - or Fragment shader:
    - E.g. 128 pixels
      in blocks of at least 2x2 pixels
      (to compute texture filter derivatives) .
      Here is an example of blocks
      4x8 = 32 pixels:
- However, many architectures can execute different instructions, of the same shader, for different warps (warp = group of 32 ALUs)




	GPU									
<u></u>	Core 1	Core 2	0 0 0	Core 16						
	L1\$	L1 \$		L1 \$						







## Shaders and coallesced memory accesses


 For mipmap-filtered texture lookups in a fragment shader, this can provide decently coallesced memory accesses.








Texture space





Screen space

# Thread utilization

- Each core executes one program (=shader)
- Each of the 192 ALUs execute one "thread" (a shader for a vertex or fragment)
- Since the core executes the same instruction for at least 32 threads (as far as the programmer is concerned)...
- If (...)

  Then, a = b + c;
  ...the core must
  execute both paths
  if any of the 32
  threads need the if
  and else-path.

  But not if all need the same path.

# Summary

## Need to know:

- Perspective correct interpolation (e.g. for textures)
- Taxonomy:
  - Sort first
  - sort middle
  - sort last fragment
  - sort last image
- Bandwidth


64

- Why it is a problem and how to "solve" it
  - L1 / L2 caches
  - Texture caching with prefetching, (warp switching)
  - Texture compression, Z-compression, Z-occlusion testing (HyperZ)
- Be able to sketch the functional blocks and relation to hardware for a modern graphics card (next slide→)

Linearly interpolate  $(u_i/w_i, v_i/w_i, 1/w_i)$  in screenspace from each triangle vertex i. Then at each pixel:

$$u_{ip} = (u/w)_{ip} / (1/w)_{ip}$$
  
 $v_{ip} = (v/w)_{ip} / (1/w)_{ip}$ 

where ip = screen-space interpolated value from the triangle vertices.



#### **CHALMERS**

#### Department of Computer Engineering

