		This lecture	
CHALMERS Compiler construction Lecture 6: Code generation for x86 Magnus Myreen Spring 2019 Chalmers University of Technology – Gothenburg University		 x86 architecture Calling conventions Some x86 instructions From LLVM to assembler Instruction selection (Instruction scheduling) Register allocation 	
x86 architectu	re	 x86: assembly for a real machine Kigh-level view of x86 Not a stack machine; no direct correspondence to operand stacks Arithmetics, etc. is done with values in registers Much more limited support for function calls; you need to handle return addresses, jumps, allocation of stack frames, etc. yourself Your code is assembled and run; no further optimization CISC architecture usually has few registers; straightforward code will run slowly 	
x86 assembler, a first examp		Example explained	
<pre>JAVALETTE (or C) > cat ex1.jl int f (int x, int y) { int z = x + y; return z; } This might be compiled to the assembler code to the right.</pre>	<pre>NASM assembly code segment .text global f f: push dword ebp mov ebp, esp sub esp, 4 mov eax, [ebp+12] add eax, [ebp+8] mov [ebp-4], eax mov eax, [ebp-4] mov esp, ebp pop ebp ret</pre>	segment .text ; code area global f ; f has external scope f: ; entry point for f push dword ebp ; save caller's fp mov ebp, esp ; set our fp sub esp, 4 ; allocate space for z mov eax, [ebp+12] ; move y to eax add eax, [ebp+8] ; add x to eax mov [ebp-4], eax ; move eax to z mov eax, [ebp-4] ; return value to eax mov esp, ebp ; restore caller's sp pop ebp ; restore caller's fp ret ; pop return addr, jump	

Intel x86 architectures	Which version s	should you target?
Long history 8086 1978. First IBM PCs, 16 bit registers, real mode 80286 1982. AT, Windows, protected mode 80386 1985. 32 bit registers, virtual memory 80486 (Pentium, Pentium II, III, IV) 1989 – 2003. Math coprocessor, pipelining, caches, SSE, Intel Core 2 2006. Multi-core Core i3/i5/i7 2009 – Backwards compatibility important; leading to a large set of opcodes. Not only Intel offer x86 processors, also AMD is in the market.	x86 When speaking register/instru operations). You can compi SSE2 operation	g of the x86 architecture, one generally means iction set for the 80386 (with floating-point ile code which would run on a 386 – or you may use ns for a more recent version.
x86 registersGeneral purpose registers (32-bits) EAX, EBX, ECX, EDX, EBP, ESP, ESI, EDI.Conventional use: EBP and ESP for frame pointer and stack pointer.BEP and ESP for frame pointer and stack pointer.Segment registers Legacy from old segmented addressing architecture.Can be ignored in JAVALETTE compilers.Floating-point registers Eight 80-bit registers ST0 - ST7 organised as a stack.Flag registers Status registers with bits for results of comparisons, etc.We will discuss these later.	Cal	ling convention
 Data area for parameters and local variables Runtime stack Contiguous memory area Grows from high addresses downwards AR layout illustrated EBP contains current base pointer (= frame pointer) ESP contains current stack pointer Note: We need to store return address (address of instruction to jump to on return) 	Calling convent Caller, before • Push para order) • Push retu • Jump to ca push dwo call f	call magnetic call

Calling convention	Cualmere	Calling convention	GUALAR
Caller, before call	Callee, on entry	Caller, before call	Callee, on entry
 Push params (in reverse order) Push return address Jump to callee entry push dword paraman push dword paraman push dword parama	 Push caller's base pointer Update current base pointer Allocate space for locals push dword ebp mov ebp, esp sub esp, localbytes 	 Push params (in reverse order) Push return address Jump to callee entry push dword paramn push dword param1 	 Push caller's base pointer Update current base pointer Allocate space for locals <pre>push dword ebp mov ebp, esp sub esp, localbytes</pre>
call f		call f	Callee, on exit
			 Restore base and stack ptr Pop return address and jump mov esp, ebp pop ebp ret
Calling convention	Callee, on entry	Calling convention	Callee, on entry
Push params (in reverse order)	 Push caller's base pointer Update current base pointer 	• Push params (in reverse order)	 Push caller's base pointer Update current base pointer
 Push return address Jump to callee entry push dword parameter 	 Allocate space for locals push dword ebp mov ebp. esp 	 Push return address Jump to callee entry push dword parama 	• Allocate space for locals enter localbytes, 0
	sub esp, localbytes		Callee, on exit
call f	Callee, on exit	call f	 Restore base and stack ptr Pop return address and jump
Caller, after call Pop parameters add esp parambytes 	 Restore base and stack ptr Pop return address and jump mov esp, ebp pop ebp 	Caller, after call Pop parameters add esp parambytes 	leave ret
	ret		
Parameters, local variables an	nd return values	Register usage	CHAIMERE

Parameters

- In the callee code, integer parameter 1 has address EBP+8, parameter 2 EBP+12, etc.
- Parameter values accessed with indirect addressing: [EBP+8], etc.
- Double parameters require 8 bytes
- Here EBP+n means "(address stored in EBP) + n"

Local variables

- First local var is at address EBP-4, etc.
- Local vars are conventionally addressed relative to EBP, not ESP
- Again, refer to vars by indirect addressing: [EBP-4], etc.

Return values

Integer and boolean values are returned in EAX, doubles in STO

Scratch registers (caller save) EAX, ECX and EDX must be saved by caller before call, if used; can be freely used by callee.

Callee save register EBX, ESI, EDI, EBP, ESP.

For EBP and ESP, this is handled in the code patterns.

Note

- What we have described is one common calling convention for 32-bit x86, called <u>cdecl</u>
- Other conventions exist, but we omit them

Assemblers for x86

Several alternatives

- Several assemblers for x86 exist, with different syntax
- We will use NASM, the Netwide Assembler, which is available for several platforms
- We also recommend Paul Carter's book and examples; follow link from course website
- Some syntax differences to the GNU assembler:
 - GNU uses %eax etc. as register names
 - For two-argument instructions, the operands have opposite order!
 - Different syntax for indirect addressing
 - If you use ${\tt gcc}\ {\tt -S}\ {\tt ex.c}$, you will get GNU syntax

Example: GNU syntax

First example, revisited

> gcc -c e	x1.c		
> objdump	-d ex1.o		
ex1.o:	file for	mat elf32-i	386
Disassembl	y of sect	ion .text:	
00000000 <	f>:		
0:	55	push	%ebp
1:	89 e5	mov	%esp,%ebp
3:	8b 45	Oc mov	0xc(%ebp),%eax
6:	03 45	08 add	0x8(%ebp),%eax
9:	c9	leave	

Integer arithmetic; two-adress code

c3

a:

Addition, subtraction and multiplication

add dest, src ; dest := dest + src sub dest, src ; dest := dest - src imul dest, src ; dest := dest * src

Operands can be values in registers or in memory; src also a literal.

ret

Division - one-address code

idiv denom (eax, edx) := ((edx:eax) / denom, (edx:eax) % denom)

- The numerator is the 64-bit value EDX:EAX (no other choices)
- Both div and mod are performed; results in EAX resp. EDX
- EDX must be zeroed before division

Example

JAVALETTE program

```
int main () {
 printString "Input a number: "; mov ebp, esp
 int n = readInt();
 printInt(2 * n);
 return 0;
}
```

Assembler

The above code could be translated as follows (slightly optimized to fit on slide).

Code for main push dword ebp push str1 call printString add esp, 4 call readInt imul eax, 2 push eax call printInt add esp, 4 mov eax, 0 leave ret

Example, continued

Complete file	Comments
<pre>extern printString, printInt extern readInt</pre>	 IO functions an we will come b
segment .data str1 db "Input a number: "	 The .data segn contains const str1
segment .text	• The .text seg contains code
global main main: ; code from previous slide	• The global de gives main exte (can be called

- re external; ack to that
- ment tants such as
- ment
- claration ernal scope (can be called from code outside this file)

Floating-point arithmetic in x86 Floating-point arithmetic in SSE2 Moving numbers (selection) **New registers** fld src Pushes value in src on fp stack fild src Pushes integer value in src on fp stack • 128-bit registers XMM0-XMM7 (later also XMM8-XMM15) fstp dest Stores top of fp stack in dest and pops · Each can hold two double precision floats or four single-precision floats Both src and dest can be fp register or memory reference. • SIMD operations for arithmetic Arithmetic (selection) Arithmetic instructions fadd src Adds src to STO fadd to dest $\mathsf{Adds}\,\mathsf{ST0}\,\mathsf{to}\,\mathsf{dest}$ • Two-address code, ADDSD, MULSD, etc. faddp dest Adds STO to dest, then pop • SSE2 fp code similar to integer arithmetic Similar variants for fsub, fmul and fdiv. **Control flow Control flow** Branch instructions (selection) **Integer comparisons** Integer comparisons • cmp $v_1 v_2$ • cmp $v_1 v_2$ • JZ lab branches if ZF is set • $v_1 - v_2$ is computed and bits • $v_1 - v_2$ is computed and bits • JL lab branches if SF is set in the flag register are set: in the flag register are set: • Similarly for the other • ZF is set iff value is zero • ZF is set iff value is zero relations between v_1 and v_2 • OF is set iff result overflows • OF is set iff result overflows • fcomi src compares STO and • SF is set iff result is • SF is set iff result is negative negative src and sets flags; can be followed by branching as above How to do an x86 backend One more example Starting point JAVALETTE (or C) Naive assembler Two alternatives: int sum(int n) { Slim: enter 8.0 • From LLVM code (requires your basic backend to generate LLVM mov [ebp-4], 0 int res = 0: code as a data structure, not directly as strings); will generate int i = 0: mov [ebp-8], 0 many local vars while (i < n) { jmp L2 • From AST's generated by the frontend (means a lot of code L3: mov eax, [ebp-8] res = res + i; common with LLVM backend) i++; add [ebp-4], eax } inc [ebp-8] Variables L2: mov eax, [ebp-8] In either case, your code will contain a lot of variables/virtual return res; cmp eax, [ebp+8] } registers. Possible approaches: jl L3 • Treat these as local vars, storing to and fetching from stack at mov eax, [ebp-4] each access; gives really slow code leave • Do register allocation¹; much better code ret ¹Future lecture

Input and output	
A simple proposal Define printInt, readInt, etc. in C. Then link this file together with your object files using gcc.	
Alternative: Compile runtime.ll with llvm-as and llc to get runtime.s; this can be given to gcc as below.	
Linux building To assemble a NASM file to file.o:	From LLVM to assembler
nasm -f elf file.asm	
To link:	
gcc file.o runtime.s	
Result is executable a.out	
More info Paul Carter's book (link on course web site) gives more info.	
From LIVM to assembler	Native code generation revisited
	More complications
Several stages	generation:
Instruction selection	The instruction set in real-world processors typically offer
Instruction scheduling	many different ways to achieve the same effect. Thus, when
SSA-based optimizations	translating an IR program to native code we must do instruction
 Register allocation 	selection, i.e., choose betweelt available allernatives.

• Often an instruction sequence contain independent parts that can be executed in arbitrary order. Different orders may take very different time; thus a code generator should do instruction scheduling.

Both these task are complex and interact with register allocation.

In LLVM, these tasks are done by the native code generator ${\tt llc}$ and the JIT compiler in 11i.

Instruction selection

Further observations

- Instruction selection for RISC machines generally simpler than for CISC machines
- The number of translation possibilities grow (combinatorially) as one considers larger chunks of IR code for translation

Pattern matching The IR code can be seen as a pattern matching problem: The native instructions are seen as patterns; instruction selection is the problem to cover the IR code by patterns.

Two approaches

- Tree pattern matching: think of IR code as tree
- Peephole matching: think of IR code as sequence

Instruction selection

Further observations

• Instruction selection for RISC machines generally simpler than for CISC machines

Target-independent generation Also much of this is done in target-independent ways and using

general algorithms operating on target descriptions.

• Prolog/epilog code (AR management)

Code emission

• The number of translation possibilities grow (combinatorially) as one considers larger chunks of IR code for translation

Pattern matching

The IR code can be seen as a pattern matching problem: The native instructions are seen as patterns; instruction selection is the problem to cover the IR code by patterns.



Instruction scheduling, example	Instruction scheduling, e	xample	CHALMERS
Example (from Cooper) w = w * 2 * x * y * z	Example (from Cooper) w = w * 2 * x * y * z		
 Memory op takes 3 cycles, mult 2 cycles, add one cycle One instruction can be issued each cycle, if data available 	 Memory op takes 3 cycles, mult 2 cycles, add one cycle One instruction can be issued each cycle, if data available 		
Schedule 1	Schedule 1	Schedule 2	
r1 <- M [fp + 0w] r1 <- r1 + r1 r2 <- M [fp + 0x] r1 <- r1 * r2 r2 <- M [fp + 0y] r1 <- r1 * r2 r2 <- M [fp + 0z] r1 <- r1 * r2 M [fp + 0w] <- r1	r1 <- M [fp + @w] r1 <- r1 + r1 r2 <- M [fp + @x] r1 <- r1 * r2 r2 <- M [fp + @y] r1 <- r1 * r2 r2 <- M [fp + @y] r1 <- r1 * r2 M [fp + @w] <- r1	r1 <- M [fp + @w] r2 <- M [fp + @x] r3 <- M [fp + @y] r1 <- r1 + r1 r1 <- r1 * r2 r2 <- M [fp + @z] r1 <- r1 * r3 r1 <- r1 * r2 M [fp + @w] <- r1	
Instruction scheduling	x86 backend extension		CHALMERS
 Comments Problem is NP-complete for realistic architectures Common technique is <u>list scheduling</u>: greedy algorithm for scheduling a basic block Builds graph describing data dependencies between instructions and schedules instructions from ready list of instructions with available operands Interaction Despite interaction between selection, scheduling and register allocation, these are typically handled independently (and in this order). 	Comments • Two credits • Need to implement at • Acts as a 'multiplier' f	t least one optimization pass for other extensions	