ister Allocation Control-flow graph Liveness analysis An example Constant propagation Loop optimization cococococo cococo coco cococo coco coco coco coco cococo cococo coco cococo coco coco coco cococo coco co	Register Allocation Control-flow graph Liveness analysis An example Constant propagation Loop optimization •ocococococo ocococococococo ococococococococo ocococococococococococococococococococ
Lecture 8 Register allocation Control-flow graph and basic blocks Data-flow analysis Liveness analysis	 An important code transformation When translating an IR with (infinitely many) virtual registers to code for a real machine, we must assign virtual registers to physical registers. write register values to memory (spill), at program points when the number of live virtual registers exceeds the number of available registers. Register allocation is very important; good allocation can make a program run an order of magnitude faster (or more) as compared to poor allocation.
ister Allocation Control-flow graph Liveness analysis An example Constant propagation Loop optimization 000000000 0000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 000000000000 00000000 00000000 00000000000000000 000000000000000000000000000000000000	Register Allocation Control-flow graph Liveness analysis An example Constant propagation Loop optimization Which variables interfere?
 Live sets and register usage A variable is live at a point in the CFG, if it may be used in the remaining code without assignment in between. If two variables are live at the same point in the CFG, they must be in different registers. Conversely, two variables that are never live at the same time can share a register. Interfering variables We say that variables x and y interfere if they are both live at some point. The interference graph has variables as nodes and edges between 	<pre>void bubble_sort(int a[]) { int i, j, t, n; n = a.length; for (i = 0; i < n; i++) { for (j = 1; j < n-i; j++) { if (a[j-1] > a[j]) { t = a[j-1];</pre>
interfering variables.	CHALMER

Register Allocation Co

Liveness analysis An example Constant propagation

An example



Answer: Two!

Use one register for a, c and d, the other for b, e and f.

Reformulation

To assign K registers to variables given an interference graph can be seen as colouring the nodes of the graph with K colours, with adjacent nodes getting different colours.

Control-flow graph Liveness analysis An example Constant propagation Loop optim

Complexity

A hard problem

The problem to decide whether a graph can be K-coloured is NP-complete.

The simplify/select algorithm on the previous slide works well in practice; its complexity is $O(n^2)$, where *n* is the number of virtual registers used.

When optimistic algorithm fails, memory store and fetch instructions must be added and algorithm restarted.

Heuristics to choose variable to spill:

- Little use+def within loop;
- Interference with many other variables.

CHALMERS

CHALMERS

Register Allocation	Control-flow graph	Liveness analysis	An example	Constant propagation	Loop optimization
0000000000					

Register allocation by graph colouring

The algorithm (K colours available)

- Find a node n with less than K edges. Remove n and its edges from the graph and put on a stack.
- Provide the second s
 - only K nodes remain or
 - all remaining nodes have at least K adjacent edges.

In the first case, give each remaining node a distinct colour and pop nodes from the stack, inserting them back into the graph with their edges and colouring them.

In the second case, we may need to spill a variable to memory.

Optimistic algorithm: Choose one variable and push on the stack. Later, when popping the stack, we may be lucky and find that the neighbours use at most K-1 colours.

Ar	ו ex	an	npl	е	
t.	:=	s			
	·	~	т	1	
X.	•-	ъ	т	T	
У	:=	t	+	2	

•••

s and t interfere, but if t is not later redefined, they may share a register.

Coalescing

Move instructions t := s can sometimes be removed and the nodes s and t merged in the interference graph.

Constant propagatio

Loop optimiza

Conditions:

- No interference between s and t for other reasons.
- The graph must not become harder to colour. Safe strategies exist.

CHALMERS

Compilation time vs code quality Register allocation based on graph but requires significant compilation	colouring produces good code,
Compilation time vs code quality Register allocation based on graph but requires significant compilation	colouring produces good code,
Compilation time vs code quality Register allocation based on graph but requires significant compilation	colouring produces good code,
Register allocation based on graph but requires significant compilation	colouring produces good code,
For e.g. JII compliing, allocation tim	ne is a problem.
The Java HotSpot compiler uses a I	inear scan register allocator.
Much faster and in many cases only	/ 10% slower code.

Control-flow graph The linear scan algorithm

The algorithm

Register Allocation

• Maintain a list, called active, of live ranges that have been assigned registers. active is sorted by increasing end points and initially empty.

An example

Liveness analysis

Traverse L and for each interval I:

- Traverse *active* and remove intervals with end points before start point of I.
- If length of active is smaller than number of registers, add I to active; otherwise spill either I or the last element of active.

In the latter case, the choice of interval to spill is usually to keep interval with longest remaining range in active.

CHALMERS

Loop optimization

Register Allocation	Control-flow graph	Liveness analysis	An example 000000	Constant propagation	Loop optimization
The linea	ır scan alg	orithm			
Prelimir	naries				
 Nu (fo (O' de 	mber all the in r now, think of ther instructio	nstructions 1, 2 f numbering th n orderings im	2, in so em from t proves th ended)	ome way op to bottom). e algorithm; als	so here

• Do a simplified liveness analysis, assigning a live range to each variable.

A live range is an interval of integers starting with the number of the instruction where the variable is first defined and ending with the number where it is last used.

An example

• Sort live ranges in order of increasing start points into list L.

Liveness analysis

CHALMERS

MERS

Loop optimization

More algorithms

Control-flow graph

Register Allocation

Still a hot topic

Register allocation is still an active research area, an indication of its importance in practice.

Puzzle solving

Recent work by Pereira and		Board	Kinds of Pieces	
Palsberg views register	Type-0	$\square_{0} \cdots \square_{K^{-1}}$	Y Z	
allocation as a puzzle solving	Type-1	$\boxplus \dots \boxplus$	Y Z Y Z	
problem.	Type-2		Y Y Y X X X	

Chordal graphs

Hack, Grund and Goos exploit the fact that the interference graph is chordal to get an $O(n^2)$ optimal algorithm. Care is needed when destructing SSA form.

Control-flow graph An example

Constant propagatio Loop optimization

Three-address code

Pseudo-code

To discuss code optimization we employ a (vaguely defined) pseudo-IR called three-address code which uses virtual registers but does not require SSA form.

Instructions

• x := y # z where x, y and z	Example code
 are register names or literals and # is an arithmetic operator. goto L where L is a label. if x # y then goto L where # is a relational operator. 	<pre>s := 0 i := 1 L1: if i > n goto L2 t := i * i s := s + t i := i + 1 goto L1</pre>
• x := y	L2: return s
• return x	
egister Allocation Control-flow graph Liveness analysis	An example Constant propagation Loop optimizatio

Static vs dynamic analysis

Dynamic analysis

If in some execution of the program ...

Dynamic properties are in general undecidable. Compare with the halting problem:

"P halts" vs "P reaches instruction I".

Static analysis

If there is a path in the control-flow graph ...

Basis for many forms of compiler analysis -

but in general we don't know if that path will ever be taken during execution.

Results are approximations - we must make sure to err on the correct side.

CHALMERS



A static analysis

- General approach to code analysis.
- Useful for many forms of intraprocedural optimization:
 - Common subexpression elimination,
 - Constant propagation,
 - Dead code elimination,
 - . . .
- Within a basic block, simpler methods often suffice.

CHALMERS

Register	Allocation
00000	

Example: Liveness of variables

Definitions and uses

An instruction x := y # z defines x and uses y and z.

Liveness analysis

Liveness

A variable v is live at a point P in the control-flow graph (CFG) if there is a path from P to a use of v along which v is not defined.

Uses of liveness information

- Register allocation: a non-live variable need not be kept in register.
- Useless-store elimination: a non-live variable need not be stored to memory.
- Detecting uninitialized variables: a local variable that is live on function entry.
- Optimizing SSA form; non-live vars don't need Φ-functions.

An example

Liveness analysis

An example



Register Allocation	Control-flow graph	Liveness analysis	An example	Constant propagation	Loop optimization
		000000000000			

Liveness analysis: Concepts

Def sets

The def set def(n) of a node n is the set of variables that are defined in n (a set with 0 or 1 elements).

Use sets

The use set *use*(n) of a node n is the set of variables that are used in n.

Live-out sets

The live-out set live-out(n) of a node n is the set of variables that are live at an out-edge of n.

Live-in sets

Register Allocation

MERS

Loop optimization

The live-in set live-in(n) of a node n is the set of variables that are live at an in-edge of n.

Loop optimization

The dataflow equations

For every node *n*, we have

 $live-in(n) = use(n) \cup (live-out(n) - def(n))$ $live-out(n) = \cup_{s \in succs(n)} live-in(s).$

where succs(n) denote the set of successor nodes to n.

Liveness analysis

Computation

Let *live-in*, *def* and *use* be arrays indexed by nodes. **foreach** node n **do** *live-in*[n] = \emptyset **repeat foreach** node n **do** *out* = $\bigcup_{s \in succs(n)}$ *live-in*[s] *live-in*[n] = *use*[n] \cup (*out* - *def*[n]) **until** no changes in iteration.

Register Allo	cation Control-	flow graph	Liveness	analysis	An example 000000	Constant propagation	Loop optimization
Solvir	ng the ec	quatio	ns				
Ex	ample revis	sited					
		Instr	def	use	succs	live-in	
		1	{ s }	{}	{2}	{}	
		2	{i}	{}	{3}	{}	
		3	{}	{i,n}	{4,8}	{}	
		4	{t}	{i}	{5}	{}	
		5	{ s }	{ s ,t}	{6}	{}	
		6	{i}	{i}	{7}	{}	
		7	{}	{}	{3}	{}	
		8	{}	{ s }	{}	{}	
Init	ialization d	one abo	ove.				
live	<i>e-in</i> update	d from to	op to b	ottom I	n each it	eration.	
Bu	is there a	better o	rder?				
							CHALMERS
Register Allo	cation Control-	flow graph	Liveness	analysis 0000000	An example 000000	Constant propagation	Loop optimization
A 11							

Another node order

Instr	def	use	succs	live-in ₀	live-in ₁	live-in ₂
1	{ s }	{}	{2}	{}	{n}	{n}
2	{i}	{}	{3}	{}	{n,s}	$\{n,s\}$
3	{}	{i,n}	{4,8}	{}	{i,n,s}	{i,n,s}
4	{t}	{i}	{5}	{}	{i,s}	$\{i,n,s\}$
5	{ s }	{ s ,t}	{6}	{}	{i, s ,t}	$\{i,n,s,t\}$
6	{i}	{i}	{7}	{}	{i}	$\{i,n,s\}$
7	{}	{}	{3 }	{}	{}	{i,n,s}
8	{}	{ s }	{}	{}	{ s }	{ s }

CHALMERS

00000000000			000000	000000	00000000
Livene	ss: A backw	ards proble	m		
Fixp	bint iteration				
۲	We iterate until have reached a	no live sets cha <mark>fixpoint</mark> of the	ange durii equations	ng an iteration;	we
٠	The number of i depends on the iteration.	terations (and order in which	thus the a we use tl	amount of work ne equations w) ithin an
•	Since liveness in predecessors in in instruction and v	nfo propagates the CFG, we s work backward	s from suc should sta s.	cessors to art with the last	

(Since the program contains a loop, this is just a heuristic).

An example

Constant propagati

Liveness analysis

CHALMERS

Loop optimization

Implementing data flow analysis

Control-flow graph

Data structures

Register Allocation

- Any standard data structure for graphs will work; one should arrange for *succs* to be fast.
- For sets of variables one may use bit arrays with one bit per variable. Then union is bit-wise or, intersection bit-wise and and complement bit-wise negation.

Termination

The live sets grow monotonically in each iteration, so the number of iterations is bounded by $V \cdot N$, where N is nr of nodes and V nr of variables. In practice, for realistic code, the number of iterations is much smaller.

Node ordering

A heuristically good order can be found by doing a depth-first search of the CFG and reversing the node ordering.

MERS

Register Allocation Control-flow graph Liveness analysis An example Constant propagation Lo occococococo coco cococo co

Basic blocks

Motivations

- Control-graph with instructions as nodes become big.
- Between jumps, graph structure is trivial (straight-line code).

Definition

- A basic block starts at a labelled instruction or after a conditional jump. (First basic block starts at beginning of function).
- A basic block ends at a (conditional) jump.

We ignore code where an unlabeled statement follows an unconditional jump (such code is unreachable).

					CHALMERS
Register Allocation	Control-flow graph	Liveness analysis	An example	Constant propagation	Loop optimization
Liveness	analysis f	or CFG gra	phs of	basic blocks	3

We can easily modify data flow analysis to work on control flow graphs of basic blocks.

With knowledge of *live-in* and *live-out* for basic blocks it is easy to find the set of live variables at each instruction.

How do the basic concepts need to be modified to apply to basic blocks?



Modified definitions for CFG of basic blocks

Def sets

The def set def(n) of a node n in a CFG is the set of variables that are defined in an instruction in n.

Use sets

The use set use(n) of a node n is the set of variables that are used in an instruction in n before a possible redefinition of the variable.

Live-out sets

The live-out set *live-out*(n) of a node n is the set of variables that are live at an out-edge of n.

Live-in sets

The live-in set live-in(n) of a node n is the set of variables that are live at an in-edge of n.

MERS

CHALMERS

Register Allocation Control-flow graph Liveness analysis Cocococococo Cocococococococococococococococococococ	An example Constant propagation Loop optimization cococco cococco cococco cococco cococco	n	Register Allocation Control-flow graph Liveness analysis 00000000000 0000 0000000000 An example of optimization i	An example Constant propagation Loop optimization
Definition In a CFG, node <i>n</i> dominates node node to <i>m</i> passes through <i>n</i> . Particular case: we consider each Concept has many uses in compi Prime test CFG	e <i>m</i> if every path from the start h node to dominate itself. ilation. Questions • Write dataflow equations for dominance. • How would you solve the equations?	RS	<pre>int f () { int i, j, k; i = 8; j = 1; k = 1; while (i != j) { if (i==8) k = 0; else i++; i = i+k; j++; } return i; }</pre>	Comments Human reader sees, with some effort, that the C/Javalette function f returns 8. We follow how LLVM:s optimizations will discover this fact.
Register Allocation Control-flow graph Liveness analysis 00000000000 0000 Step 1: Naive translation to L	An example Constant propagation Loop optimization ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○	n	Register Allocation Control-flow graph Liveness analysis 00000000000 0000 0000000000 Step 2: Translating to SSA for	An example Constant propagation Loop optimization cooococo Orm (opt -mem2reg)
<pre>define i32 @f() { entry: %i = alloca i32 %j = alloca i32 %k = alloca i32 store i32 8, i32* %i store i32 1, i32* %j store i32 1, i32* %k br label %while.cond while.cond: %tmp = load i32* %i %tmp1 = load i32* %j %cmp = icmp ne i32 %tmp, %tmp1 br i1 %cmp, label %while.body,</pre>	<pre>if.then: store i32 0, i32* %k br label %if.end if.else: %tmp4 = load i32* %i %inc = add i32 %tmp4, 1 store i32 %inc, i32* %i br label %if.end if.end: %tmp5 = load i32* %i %tmp6 = load i32* %k %add = add i32 %tmp5, %tmp6 store i32 %add, i32* %i %tmp7 = load i32* %j %inc8 = add i32 %tmp7, 1 store i32 %inc8, i32* %j br label %while.cond while.end: %tmp9 = load i32* %i ret i32 %tmp9 }</pre>	5	<pre>define i32 @f() { entry: br label %while.cond while.cond: %k.1 = phi i32 [1, %entry], [%k.0, %if.end] %j.0 = phi i32 [1, %entry], [%inc8, %if.end] %i.1 = phi i32 [8, %entry], [%add, %if.end] %cmp = icmp ne i32 %i.1, %j.0 br i1 %cmp, label %while.body, label %while.end while.body: %cmp3 = icmp eq i32 %i.1, 8 br i1 %cmp3, label %if.then, label %if.else </pre>	<pre>if.then: br label %if.end if.else: %inc = add i32 %i.1, 1 br label %if.end if.end: %k.0 = phi i32 [0, %if.then],</pre>





Constant propagation 00000

Constant propagation

Propagation phase, 1

Iteration

Initially, place all names n with $val(n) \neq \top$ on a worklist. Iterate by picking a name from the worklist, examining its uses and computing val of the RHS's, using rules as

> $0 \cdot x = 0$ (for any x) $x \cdot | = |$ $x \cdot \top = \top (x \neq 0)$

plus ordinary multiplication for constant operands.

For ϕ -functions, we take the join \vee of the arguments, where $\bot \lor x = x$ for all $x, \top \lor x = \top$ for all x, and

 $c_i \lor c_j = \left\{ egin{array}{cc} op, & ext{if } c_i
eq c_j \ c_i, & ext{otherwise.} \end{array}
ight.$

Liveness analysis An example Sparse Conditional Constant Propagation



Register Allocation Control-flow graph Liveness analysis An example C 00000000000 0000 00000000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 000000 0000000 0000000 0000000 0000000 00000000000 00000000000000 000000000000000000000000000000000000	Constant propagation	Loop optimizat
---	----------------------	----------------

Propagation phase, 2

Iteration, continued

Update val for the defined variables, putting variables that get a new value back on the worklist. Terminate when worklist is empty.

Termination

Values of variables on the worklist can only increase (in lattice order) during iteration. Each value can only have its value increased twice.

A disappointment

MERS

while.end: ret i32 8

CHALMERS

In our running example, this algorithm will terminate with all variables having value \top .

We need to take reachability into account.

Register Allocation

Constant propagation 000000

Correctness of SCCP

A combination of two dataflow analyses

Sparse conditional constant propagation can be seen as the combination of simple constant propagation and reachability analysis/dead code analysis.

Both of these can be expressed as dataflow problems and a framework can be devised where the correctness of such combination can be proved.

Register Allocation

propagation Loop optimizatio

Final steps

Control flow graph simplification

Fairly simple pass; SCCP does not change graph structure of CFG even when "obvious" simplifications can be done.

Dead Loop Elimination

Identifies an induction variable (namely j), which

- increases with 1 for each loop iteration,
- terminates the loop when reaching a known value,
- is initialised to a smaller value.

When such a variable is found, loop termination is guaranteed and the loop can be removed.

	CHALMERS					
Register Al	Loop optimization	Constant propagation	An example	Liveness analysis	Control-flow graph	Register Allocation

Moving loop-invariant code out of the loop

A simple example	Not quite as simple
for (i=0; i <n; i++)<="" td=""><td>for (i=0; i<n; i++)<="" td=""></n;></td></n;>	for (i=0; i <n; i++)<="" td=""></n;>
a[i] = b[i] + 3*x;	for (j=0; j <n; j++)<="" td=""></n;>
should be replaced by	a[i][j] = b[i][j]+10*i+3*x;
t = 3*x;	should be replaced by
for (i=0; i <n; i++)<="" td=""><td>t = 3 * x;</td></n;>	t = 3 * x;
a[i] = b[i] + t;	for (i=0; i <n; i++)="" td="" {<=""></n;>
	u = 10*i + t;
We need to insert an extra	for (j=0; j <n; j++)<="" td=""></n;>
node (a pre-header) before the	a[i][j] = b[i][j] + u;
header.	}

CHALMERS

Register Allocation	Control-flow graph	Liveness analysis	An example	Constant propagation	Loop optimizat
00000000000	0000	00000000000000	000000	000000	0000000

Optimizations of loops

In computationally demanding applications, most of the time is spent in executing (inner) loops.

Thus, an optimizing compiler should focus its efforts in improving loop code.

The first task is to identify loops in the code. In the source code, loops are easily identified, but how to recognize them in a low level IR code?

A loop in a CFG is a subset of the nodes that

- has a header node, which dominates all nodes in the loop.
- has a back edge from some node in the loop back to the header.
 - A back edge is an edge where the head dominates the tail.

Induction variables

Control-flow graph

A basic induction variable is an (integer) variable which has a single definition in the loop body, which increases its value with a fixed (loop-invariant) amount.

Example: n = n + 3

A basic IV will assume values in arithmetic progression when the loop executes.

Given a basic IV we can find a collection of derived IV's, each of which has a single def of the form $m = a^*n+b$; where a and b are loop-invariant. The def can be extended to allow RHS of the form a*k+b where also k is an already established derived IV.

CHALMERS

ALMERS

Loop optimization

Register Allocation Control-flow graph Liveness analysis 0000000000 0000 0000000000	An example Constant propagation Loop optimization ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○	Register Allocation Control-flow graph Liveness analysis An example Constant propagation Loop optimization 0000000000 0000 000000 000000 000000 000000 000000 000000 0000000000 000000000000000000000000000000000000
Strength reduction for IV's		Strength reduction for IV's, continued
is a basis IV (askudatis ta		if (n<100) {
increase by 1).	while (n<100) { k = 7*n + 3;	The loop might not execute at all, $k = 7*n + 3;$
k is derived IV.	a[k]++;	in which case k would not be a [k]++;
Replace multiplication involved in def of k by addition	n++; }	evaluated. n++;
		first. $k+=7$;
	k = 7*n + 3;	}
Replace multiplication involved in	a[k]++;	if (pc100) J
def of derived IV by addition.	n++;	k = 7*n + 3;
	; }	If n is not used after the loop, it
		can be eliminated from the loop k+=7;
Could there be some problem wit	n this transformation ?	<pre>} while (k<703); </pre>
Register Allocation Control-flow graph Liveness analysis	An example Constant propagation Loop optimization	Register Allocation Control-flow graph Liveness analysis An example Constant propagation Loop optimization
One more example		Loop unrolling
Sample loop		
<pre>int sum = 0; for(i=0; i<1000; i++)</pre>	this loop?	for (i=0; i<100; i++) for (i=0; i<100; i=i+4) { 2[i] = 2[i] + x[i]
<pre>sum += a[i];</pre>		a[i] - a[i] + x[i] a[i+1] = a[i+1] + x[i+1]
Strength reduction/IV techniques	Naive assembler code	a[i+2] = a[i+2] + x[i+2]
%sum = 0	%sum = 0 %i = 0	$a_{11+5j} - a_{11+5j} + x_{11+5j}$
%off = 0	L1: %off = mul %i, 4	
%addr = %addr.a %end = add %addr.a,4000	%addr = add %addr.a,%off %a.i = load %addr	• In which ways is this an improvement?
L1: %a.i = load %addr	%sum = add %sum,%a.i	What to do if upper bound is n?
%sum = add %sum,%a.i %addr = add %addr. 4	%i = add %i, 1 %stop = cmp lt %i,1000	What could be the disadvantages?
%stop = cmp lt %addr,%end	br %stop, L1, L2	
br %stop, L1, L2 L2:	L2:	CHALMERS

Registe	er Allocation	Control-flow graph	Liveness analysis	An example	Constant propagation	Loop optimization
Su	mming	up				
1	On optin	nization				
	We have	only looked	at a few of ma	iny, many	techniques.	
	Modern clever da	optimization t ata structures	techniques us	e sophisti	cated algorithm	is and
	Framework state-of-	orks such as the-art techni	LLVM make it ques in your c	possible t wn comp	to get the benefi iler project.	fits of
						CHALMERS