A Haskell EDSL for Nested Data-parallel Design-space Exploration on GPUs

Bo Joel Svensson  
Indiana University  
joelsven at indiana dot edu

Mary Sheeran  
Chalmers University of Technology  
ms at chalmers dot se

Ryan R. Newton  
Indiana University  
rrnewton at indiana dot edu

Abstract

Graphics Processing Units (GPUs) offer potential for very high performance; they are also rapidly evolving. Obsidian is an embedded language for implementing high performance kernels to be run on GPUs. We would like to have our cake and eat it too; we want to raise the level of abstraction beyond CUDA code and still give the programmer control over the details relevant to kernel performance.

To that end Obsidian includes guaranteed elimination of intermediate arrays and predictable space/time costs, while also providing array functions that are polymorphic across different levels of the GPU’s hierarchical structure, providing a limited form of nested data parallelism.

We walk through case-studies that demonstrate how to use Obsidian for rapid design exploration, resulting in better performance than hand-tuned kernels in an existing GPU language.

1. Introduction

Graphics Processing Units (GPUs) offer the potential for high-performance implementations of data parallel computations. Yet achieving top performance is recognized as a difficult task, requiring expert programmers with the ability and time to manually optimize use of on-chip storage, make granularity decisions, and match memory access patterns to the [non-traditional] constraints placed by GPU memory architectures (i.e. not just temporal memory patterns, but the coordination of accesses across groups of threads).

Accordingly, programs are written in low-level vendor-supplied programming environments, such as NVIDIA CUDA, where all these details are under program control.

One answer to the high cost of GPU programming is to attempt to automate the process, in particular by starting with a very high-level language and using an optimizing compiler to make the aforementioned decisions, synthesizing code in a language like CUDA. Indeed, many recent research projects have done just this, including embedded domain specific languages, EDSLs, in: Haskell (Accelerate [6, 15], Nikola [14]), Python (Copperhead [4]), and Scala (Delite [5]). These languages are first and foremost array languages, intentionally restricted versions of older languages such as APL [12], and Matlab. Typical operations include mapping, filtering, scanning, and reducing array data. By restricting program structure, this language family gains one major benefit over more general purpose array languages: they can very effectively fuse series of array operations, eliminating temporary arrays.

Pitfalls of abstraction  The problem with aggressive abstraction approaches to GPU programming, is that they remove the control necessary for the design exploration process that remains critical when porting algorithms to the GPU. Much like a computer architect, a programmer working to GPU-accelerate an application kernel must go far beyond their initial version (typically ported from CPU code), and must iterate through several different designs, experimenting with tradeoffs. Often the final result is more than an order of magnitude faster than the starting point. In contrast, a language like Accelerate abstracts GPU programming to the point that there is a single way to express each communication pattern, for example prefix sum becomes “scan (+) 0 arr”, with no tuning parameters. In fact, all of the following optimization tools are lost:

- Controlling how many kernels are launched
- Controlling which arrays are mapped to on-chip (local) memory.
- Controlling synchronizations points (_syncthreads)

Further, because very high-level array languages depend on compiler optimization for performance, there is not a fixed cost model for the time and space cost of operations, which may or may not be fused, deforesting intermediate arrays. One day, hopefully this automation will work well enough to remove the human from the performance tuning process, but it hasn’t yet.

A language for rapid design exploration  In this paper we argue that it is possible to make a more surgical strike in choosing what to abstract in GPU programming. We propose a small embedded language, Obsidian\(^1\), that leaves the above controls in the programmer’s hands while providing three key benefits over CUDA programming:

1. Abstracting over constant limits (virtualization of threads, warps and blocks)

2. Systematic generation of code variants, traditionally addressed in domain-specific languages (DSLs) by metaprogramming, which enables both design exploration and makes it easier to build auto-tuning scripts.

3. Compositional array operations that also offer hierarchy polymorphism: the same programming primitives at thread, warp, block, and grid level. Abstraction of the warp concept is an improvement over CUDA. The programming primitives look the same for the programmer at each level, but result in very different generated code.

\(^1\)https://hackage.haskell.org/package/Osbidian-0.1.0.0
The most unique benefit of Obsidian is in the last point. First, Obsidian uses a combination of push and pull arrays, in the metalanguage (Section 4). It uses a fusion by default approach, even at the expense of work duplication, together with an explicit function for running array program, which runs on this makes the cost model fully transparent. Second, Obsidian exposes the hierarchical nature of GPU hardware (directly in the type system), while still allowing core data operations to work at any level. As such, it allows a limited form of nested data parallelism (NDP [3]), with nestings only as deep as the machine hierarchy itself².

In this paper, we present the design and implementation of Obsidian and demonstrate that where high-level DSLs have highly-tuned fixed operations (such as map and reduce), we can generate those same results and also explore the nearby design landscape. Moreover, where high-level DSLs fail to produce good performance, Obsidian provides the tools to drill down and fix the problem. Yet in spite of that low-level control, embedding, metaprogramming, and novel array representations enable better code reuse than CUDA, comparable to higher level DSLs.

2. Background: The GPU and CUDA

Obsidian targets NVIDIA GPUs supporting CUDA [19], a C-dialect for data-parallel programming. These GPUs are built on a scalable architecture: each GPU consists of a number of multiprocessors; each multiprocessor has a number of processing elements (cores) and an on-chip local memory that is shared between threads running on the cores. A GPU can come with as few as one of these multiprocessors. The GPUs used in our performance measurements are an NVIDIA Tesla c2070 and a GTX 680. The GTX680 GPU has eight multiprocessors, with a total of 1536 processing cores. On these cores, groups of 32 threads called warps are scheduled. There are a number of warp scheduling units per multiprocessor. Within a warp, threads execute in lockstep (SIMD); diverging branches, that is those that take different paths on different threads within a warp, are serialised, leading to performance penalties.

The scalable architecture design also influences the programming model. CUDA programs must be able to run on all GPUs from the smallest to the largest. Hence a CUDA program must work for any number of multiprocessors. The CUDA programming model exposes abstractions that fit the underlying architecture; there are threads (executing on the cores), blocks of threads (groups of threads run by a multiprocessor) and finally the collection of all blocks, which is called the grid.

The threads within a block can use the shared memory of the multiprocessor to communicate with each other. A synchronisation primitive, __syncthreads (), gives all the threads within a block a coherent view of the shared memory. There is no similar synchronisation primitive between threads of different blocks.

The prototypical CUDA kernel starts out by loading data from global memory. The indices into global memory for an individual thread are expressed in terms of the unique identifier for that block and thread. Some access patterns allow memory reads to be coalesced, while others do not, giving very poor performance. The patterns that lead to good performance vary somewhat between different GPU generations, but regular, consecutive accesses by consecutive threads within a warp are best.

A CUDA program is expressed at two levels. Kernels are data-parallel programs that run on the GPU. They are launched by the controlling program, which runs on the CPU of the host machine. Obsidian is primarily a language for engineering efficient kernels, but, like other GPU DSLs, it also provides library functions for transparently generating, compiling, and invoking CUDA kernels from the high-level language in which Obsidian is implemented (Haskell). Unlike most GPU DSLs, Obsidian can also be used to generate standalone kernels, which can be called from regular CUDA or C++ programs—a common need when GPU-accelerating existing applications.

3. Obsidian Programming Model

Obsidian is an Embedded Domain Specific Language (EDSL), implemented in Haskell. When running an Obsidian program—which is really just a Haskell program using the Obsidian libraries—a data structure is generated encoding an abstract syntax tree (AST) in a small embedded language. Embedded languages that generate ASTs are traditionally called deeply embedded languages. The creation of an AST offers flexibility in interpretation of the DSL. In Obsidian’s case the AST is used for CUDA code generation. For an excellent introduction to compiling embedded languages, see reference [8]. As a result of the embedding, the following function, when invoked, does not immediately increment any array elements. Rather, computation is both deferred and extracted into an AST:

```haskell
incLocal :: Pull Word32 EWord32 → Pull Word32 EWord32
```

EDSLs in Haskell, like those in Scala [5] and C++ [18], tend to use an overloading approach, resolved at compile time, to extend operations like (+) to work over AST types in addition to actual numbers. Dynamic languages instead tend to use introspection [4, 10] to disgorge the code contents of a function object and acquire an AST for domain-specific compilation. While these AST-extraction methods are largely interchangeable, there are other issues of representation that have a big effect on what is possible in the DSL compiler, namely: array representation.

In Obsidian, there are two different [immutable] array representations, Pull and Push arrays, neither of which commits to an in-memory, manifest data representation. Pull arrays are implemented as a function from index to element, with an associated length. A consumer of a pull array needs to iterate over those indices of the array it is interested in and apply the pull array function at each of them. A push array, on the other hand, encodes its own iteration schema. Any consumer is forced to use the push array’s built-in iteration pattern. Indexing is a cheap operation on pull arrays, but on push arrays it requires generating the entire array in worst case. Both representations can safely avoid bounds checks for typical combinations of array producers and consumers.

The incLocal function above operates on pull arrays, so both its input and output type are (Pull size word), e.g. (Pull Word32 Word32). The difference between a Word32 and a Word32 is related to the embedded nature of Obsidian. A Word32 (short for Exp Word32) is a data structure (an AST) while an Word32 is a value. The Word32 type (rather than Word32) is used for lengths of arrays in local memory; thus ensuring that these array sizes are known when Obsidian CUDA code generation occurs. For simplicity of presentation we will err on the side of monomorphism, avoiding generic types where they are not directly required to illustrate the point. For example:

```haskell
incLocal :: Pull Word32 Word32 → Pull Word32 Word32
```

Adding parallelism “Local”, in the name of the function above, is a hint that we’re not yet entirely done. While incLocal completely describes the computational aspects of this example, it does not describe how that computation is laid out on the GPU. Obsidian, like CUDA, differentiates between Thread, Block and Grid computations. Additionally, while CUDA provides no abstraction for warps, Obsidian does. The programmer specifies how the computation is laid out over the available parallel resources. For example, after specifying a sequential computation to be carried out by each

---

² Without employing any automatic optimizations, of which NDP flattening transformations would be an example.
thread, many instances of that sequential computation can be run in parallel across the threads of a Warp, Block or Grid.

For example, to turn the parallelism-agnostic \texttt{incLocal} function into a function that executes GPU-wide, we use \texttt{push} to apply an iteration schema:

\begin{verbatim}
incPar :: Pull Word32 EWord32
    -> Push Grid Word32 EWord32
incPar arr = push (incLocal arr)
\end{verbatim}

This function is still \textit{cheap} in the sense that it does not make the array manifest in memory. The behavior of the parallel array is also type-directed; if we had changed \texttt{Grid} to \texttt{Thread}, we would get a sequential rather than parallel loop. Likewise, if we see a \texttt{(Push Block size num)} array, we know it is an array computed in parallel across the threads within one block on the GPU.

In CUDA, blocks are limited to a maximum of 1024 thread. This limitation does not hold in Obsidian, because threads within a block are virtualized. Virtualization of threads is explained further in Section 4. Hiding these hardware limits makes it easier to quickly switch between different mappings of loop nests onto the hardware hierarchy—one of the main benefits of Obsidian for enabling design exploration. Second, because parallel loops are \textit{implicit} in CUDA kernels (unlike, e.g., OpenMP or Cilk), switching between parallel and sequential loops in CUDA requires changing much more code than a one-word tweak to the array type. Third, Obsidian arrays offer a modularity advantage: the logic of the program can be defined at a point far removed from where loop structure decisions are made.

\textbf{Limited nested parallelism} If we can map a parallel computation onto a single block, how do we task all the blocks in a grid? Not by writing separate programs for each! Rather, to explore interesting loop structures, we need nested array operations. In Obsidian, we can split arrays into chunks of size \( n \) with \texttt{splitUp}, and then concatenate them again with \texttt{pConcat}, obeying this law:

\begin{verbatim}
pConcat (splitUp n arr) == push arr
\end{verbatim}

The \texttt{splitUp} function takes a chunk size (a \texttt{Word32}), a known-at-compile-time value\footnote{Obsidian compile time is Haskell runtime; so, as is typical for metaprogramming systems, it is still possible to build arbitrary computations that construct these “static” Obsidian values.}. However, the \texttt{length} of an array can be either static or dynamic (\texttt{Word32} or \texttt{EWord32}). Many Obsidian functions are limited to static sizes; code generation depends on this. The dynamic lengths are an added convenience—after specifying a local [fixed-size] computation, it can be launched over a varying number of GPU blocks. For full type signatures of \texttt{splitUp} and other operations, see Figure 2.

\begin{verbatim}
-- Array creation
mkPull :: (Word32 a) -> Pull Word32 a
mkPush :: l
    -> Program Thread l a
    -> Pull Word32 a

-- Elementwise operations
zipWith :: (a -> b -> c) -> Pull l (Pull Word32 a)
    -> Pull l (Pull Word32 b) -> Pull l (Pull Word32 c)

-- Array indexing
force :: Pull Word32 a
    -> Program t (Pull Word32 a)
    -> Program t (Pull Word32 a)

-- Array conversion
forcePull :: Pull Word32 a
    -> Program t (Pull Word32 a)
    -> Program t (Pull Word32 a)
\end{verbatim}

Figure 2: Obsidian array programming API: a selection of functions and their full type signatures.

The next program describes how to spread local work out over several of the GPU blocks. The input to this function is an array of arrays, with each inner array as the input to an instance of \texttt{incLocal}.

\begin{verbatim}
increment :: Pull _ (Pull _ _) -> Push Grid _ _
increment arr = pConcat (fmap body arr)

where body a = push (incLocal a)
\end{verbatim}

The \texttt{increment} program uses \texttt{pConcat} to execute several instances of \texttt{incLocal} in parallel across the block level of the GPU hierarchy, thus forming a grid. The type of \texttt{pConcat} forces the computation to \texttt{step up one level} in the hardware hierarchy. It’s signature is

\begin{verbatim}
increment :: Pull _ (Pull _ _ _)
    -> Push (Step t _ _) _
\end{verbatim}

where \((\text{Step } t)\) is a type-level function that transforms, e.g. Warp into Block. Because \((\text{Step } t) = \text{Grid}\) in the \texttt{increment} function above, the type checker inferred that \( t = \text{Block}\).

But why does \texttt{pConcat} return a push array? That’s because it is more efficient for \texttt{pConcat} to build its own iteration schema (for example, pushing chunk 1, chunk 2, etc in sequence), rather than form a pull array containing a chain of conditionals (based on index \( i\) are we in chunk \( n\)?)

\textbf{Loop structure experimentation} The application of \texttt{pConcat} and \texttt{push} in \texttt{increment} creates a nested parallel loop structure equivalent to: \texttt{parfor} \((\ldots)\) \{ \texttt{parfor} \((\ldots)\) \texttt{body} \((\ldots)\); \} The inner \texttt{parfor} is parallel across threads in a block and the outer is parallel across blocks in a grid. But this is only one of the possible
Figure 3: Abbreviated CUDA code generated from the \texttt{increment} and \texttt{increment2} programs. The outermost for loop comes from block virtualization. The code that has been elided in these examples is also related to block virtualization.

decompositions of this computation over the parallel resources of the GPU. Another way would be to create a loop nesting with a sequential innermost loop, wrapped in two parallel for loops. This decomposition is shown below.

\begin{verbatim}
\_global_\_ void increment(uint32\_t* input0, uint32\_t n0, uint32\_t* output1) {
    uint32\_t bid = blockIdx\_x;
    uint32\_t tid = threadIdx\_x;
    for (int b = 0; b < n0 / 256U / gridDim\_x; ++b) {
        bid = blockIdx\_x + (n0 / 256U / gridDim\_x) + b;
        output0[bid + tid] = input0[bid + tid] + 1U;
        bid = blockIdx\_x;
    }
    \_syncthreads();
}
\_global_\_ void increment2(uint32\_t* input0, uint32\_t n0, uint32\_t* output1) {
    uint32\_t bid = blockIdx\_x;
    uint32\_t tid = threadIdx\_x;
    for (int b = 0; b < n0 / 256U / gridDim\_x; ++b) {
        bid = blockIdx\_x + (n0 / 256U / gridDim\_x) + b;
        for (int i0 = 0; i0 < 32U; ++i0) {
            output1[bid + 256U + (tid + 32U * i0)] = input0[bid + 256U + (tid + 32U * i0)] + 1U;
        }
        bid = blockIdx\_x;
    }
    \_syncthreads();
}
\end{verbatim}

For small arrays, this code might be ideal. But \texttt{sumUp} would need to be used with care; it precludes parallelism, and it shouldn’t be used on larger arrays.

3.1 Using \texttt{Force}: Parallelism and Shared Memory

Of course, arrays can’t always stay non-manifest. The Obsidian library comes with a family of \texttt{force}-functions (\texttt{force, forcePull}), which serve three roles:

1. \textbf{Make array manifest in memory}: For sharing of computed results between threads.
2. \textbf{Expose parallelism}: Forcing a pull array (\texttt{forcePull arr}) sets up an iteration schema over its range and computes the pull array function at each index. The result of forcing a pull array is a \texttt{(Program level size num)} array. Forcing a push array instantiates the iteration schema encoded in the push arrays and writes all elements to memory using that strategy. Forcing a \texttt{(Push level size num)} array results in a \texttt{(Program level size num)} array.
3. \textbf{Conversion}: From push array to pull array, enabling cheap indexing.

\texttt{Force} requires that the data elements in the input array has an \texttt{Storable} instance. This \texttt{Storable} class is similar in concept to

\texttt{over elaboration, a potential user error in all embedded DSLs}. For example, in Intel ArBB (embedded in C++), if one forgets to use \texttt{for} instead of \texttt{for} they evaluate a loop at compile time that was meant for runtime (fully unrolling it).
A single call to `forcePull` transforms the `sumUp` program into a binary tree shaped parallel reduction:

```haskell
sumUp' :: Pull Word32 EWord32 → Program Block EWord32
sumUp' arr
  | len arr == 1 = return (arr ! 0)
  | otherwise =
      do let (a1, a2) = halve arr
         arr2 ← forcePull (zipWith (+) a1 a2)
      sumUp' arr2
```

The statement `arr2 ← forcePull (...)` creates a manifest intermediate array that all threads within that block can access. The code generated from `sumUp'` has the following form:

```haskell
parfor (i in 0 ... 3)
  imm0[i] = input[i] + input[i+4];
parfor (i in 0 ... 1)
  imm1[i] = imm0[i] + imm[i+2];
parfor (i in 0 ... 0)
  output[i] = imm1[i] + imm1[i+1];
```

### 3.2 Programming Blocks and Warps

The `increment` example in section 3 already showed how to apply a hierarchy-agnostic function on pull arrays at different levels of the GPU's hierarchy. To have a complete cost-model, it is also important for the user to understand the meaning of memory operations at the Warp and Block levels, and the rules for automatic synchronization insertion. Here we will illustrate those rules with a simple example:

```haskell
agnostic arr =
  do
      imm ← forcePull (fmap (+1) arr)
      imm2 ← forcePull (fmap (+2) imm1)
      imm3 ← forcePull (fmap (+3) imm2)
      return (push imm3)
```

Because the `agnostic` function uses force, some constraints apply. For example, this push array cannot be instantiated at the grid level, as we did with the previous `increment` example. Rather, we must instantiate `agnostic` at the Block level or below, where synchronized communication via shared memory is possible. As with `increment`, if we want to distribute the `agnostic` function over individual blocks, we can take a larger array, chunk it with `splitUp 256 arr`, and then `fmap` the `agnostic` function over each chunk, and finally flatten the result back out with `pConcat`, which generates code following this pattern:

```haskell
parfor (i in 0..256) {
  imm1[i] = input[blockID * 256 + i] + 1;
  __syncthreads();
  imm2[i] = imm1[i] * 2;
  __syncthreads();
  imm3[i] = imm2[i] + 3;
  __syncthreads();
}
```

Note that each stage is followed by a barrier synchronization operation. It is also possible to place the `agnostic` computation on the warp level. This can be done by splitting the input pull array into a three-level nested pull array: for example `fmap (splitUp 32) (splitUp 266 arr)`. Each warp of a blocks operates on the innermost chunks, and the resulting code follows this pattern:

```haskell
parfor (i in 0..256) {
  warpID = i / 32;
  warpPix = i % 32;
  imm1[warpID * 32 + warpPix] ←
      input[blockID * 256 + warpID * 32 + warpPix] + 1;
  imm2[warpID * 32 + warpPix] ←
      imm1[warpID * 32 + warpPix] * 2;
  imm3[warpID * 32 + warpPix] ←
      imm2[warpID * 32 + warpPix] + 3;
  __syncthreads();
}
```

All the synchronization operations disappeared, because a warp-level program is naturally lockstep (SIMD/SIMT).

### 4. Obsidian Implementation

The Obsidian compiler deals with two types of AST: scalar expressions (e.g. `EWord32`), and `Program` (statements). Scalar expressions include standard first-order language constructs (arithmetic, conditionals, etc). Obsidian source expressions such as `(5+1)`, elaborate into standard Haskell algebraic datatypes, e.g. `(BinOp Add (Literal 5) (Literal 1))`. The second AST, `Program`, is Obsidian’s imperative core language, with data constructors listed in Figure 4.

#### Pull arrays

Pull arrays are indeed implemented as functions from index to value. This is a common representation for immutable arrays and allows easy implementation of many interesting operations, such as map, `zipWith` and permutations.

```haskell
data Pull s a = MkPull s (EWord32 → a)
```

The embedded language Pan [7] used a similar representation for images and was the main inspiration for Obsidian’s pull arrays. Contemporary languages Feldspar [1] and Repa [13] also use the same array representation.

#### Push arrays

Push arrays are implemented on top of the `Program` data type. Where a pull array is a function that returns an element for each index, a Push array is a `code generator`: a function that returns a `Program` action.

```haskell
data Push t s a = MkPush s ((a → EWord32 → Program Thread ()) → Program t ()
```

Each push array is waiting to be passed a `receiver` function, which takes a value (a) and index (EWord32), and generates single-threaded code to store or use that value. Given a receiver, a push array is then responsible for generating a program that traverses the push array’s iteration space, invoking the receiver as many times as necessary.

#### Warp/Block Virtualization

The length of an array, the `increment` example in section 3 already showed how to apply a hierarchy-agnostic function on pull arrays at different levels of the GPU’s hierarchy. To have a complete cost-model, it is also important for the user to understand the meaning of memory operations at the Warp and Block levels, and the rules for automatic synchronization insertion. Here we will illustrate those rules with a simple example:

```haskell
agnostic arr =
  do
      imm ← forcePull (fmap (+1) arr)
      imm2 ← forcePull (fmap (+2) imm1)
      imm3 ← forcePull (fmap (+3) imm2)
      return (push imm3)
```

Because the `agnostic` function uses force, some constraints apply. For example, this push array cannot be instantiated at the grid level, as we did with the previous `increment` example. Rather, we must instantiate `agnostic` at the Block level or below, where synchronized communication via shared memory is possible. As with `increment`, if we want to distribute the `agnostic` function over individual blocks, we can take a larger array, chunk it with `splitUp 256 arr`, and then `fmap` the `agnostic` function over each chunk, and finally flatten the result back out with `pConcat`, which generates code following this pattern:

```haskell
parfor (i in 0..256) {
  imm1[i] = input[blockID * 256 + i] + 1;
  __syncthreads();
  imm2[i] = imm1[i] * 2;
  __syncthreads();
  imm3[i] = imm2[i] + 3;
  __syncthreads();
}
```

Note that each stage is followed by a barrier synchronization operation. It is also possible to place the `agnostic` computation on the warp level. This can be done by splitting the input pull array into a three-level nested pull array: for example `fmap (splitUp 32) (splitUp 266 arr)`. Each warp of a blocks operates on the innermost chunks, and the resulting code follows this pattern:

```haskell
parfor (i in 0..256) {
  warpID = i / 32;
  warpPix = i % 32;
  imm1[warpID * 32 + warpPix] ←
      input[blockID * 256 + warpID * 32 + warpPix] + 1;
  imm2[warpID * 32 + warpPix] ←
      imm1[warpID * 32 + warpPix] * 2;
  imm3[warpID * 32 + warpPix] ←
      imm2[warpID * 32 + warpPix] + 3;
  __syncthreads();
}
```

All the synchronization operations disappeared, because a warp-level program is naturally lockstep (SIMD/SIMT).

#### 4.1 Push and pull array interplay

Forcing arrays to memory (Section 3.1) is a function overloaded on hierarchy level. Its type is:

```haskell
force :: Push t Word32 a → Program t (Pull Word32 a)
```

---

3 Indeed, in this simple example the synchronizations are unnecessary, and the user should not have used `forcePull`!

4 GADTs actually, in the current implementation: https://github.com/swenssonjoe1/Obsidian
with very different implementations at each level (i.e., different `t`'s). For example, below is pseudo code of `force` at the block level:

```haskell
force (MkPush size p) = do
  name ← gensymname
  Allocate name size type
  p (Assign name)
  Sync
  return (MkPull size ixf (Assign name ix))
```

Converting in the other direction, pull array to a push array, is cheap and is done using a function called `push` that also behaves differently (sequentially or in parallel) at different levels of the GPU hierarchy:

```haskell
push :: ASize s ⇒ Pull s e → Push t s e
push (Pull m ixf) =
  Push n (Exp (forall (fromIntegral n) (λ (Assign name ixf) i))
```

At this stage, explicit for loops in Haskell functions representing Obsidian programs are turned into ASTs, including generating names for arrays.

### 4.2 Compilation to CUDA

During Haskell evaluation, operations like `map` and `zipWith` disappear, leaving an explicit AST `Program`. After this point, the Obsidian compiler begins, and proceeds through the following phases:

1A **Reification**: Haskell functions representing Obsidian programs are compiled into ASTs, including generating names for arrays.

1B **Stripping**: The `Program` datatype is transformed into a higher-order representation, which is then compiled into a list of statements in CUDA `data type`).

2A **Liveness Analysis**: The `M` is analyzed to determine the live ranges of arrays in shared memory. This stage annotates the `M` with liveness information, that keeps track of where an array is created and where it can be freed.

2B **Memory Mapping**: The annotated AST goes through a simple abstract interpretation, simulating it in order to create a memory map. Then, each array is renamed with direct accesses to its allocated memory offset.

3 **CUDA Code Generation**: At this stage, explicit for loops in the `M` are compiled into CUDA. This is where virtualization of threads, warps and blocks take place.

#### Reification and Stripping

At this stage Obsidian functions (Haskell functions using the Obsidian library) are turned into ASTs. A complete Obsidian program has a type such as:

```haskell
prg1 :: Pull EWord32 EWord32 → Push Grid EWord32 EWord32
```

(Variant names of input and result arrays are permitted as well.) Reifying this program is as simple as applying it to a named (global) array:

```haskell
(MkPull n (λ ixf → Assign "output" ixf))
```

The function then yields its push array result. That push array, in turn, is a `Program` parameterized on a write-function. Providing the push array with a receiver-function, such as

```haskell
(Assign ix → Assign "output" ix)
```

which writes to a named (global) array, completes reification.

#### Liveness Analysis and Memory Mapping

The `force` function, that introduces manifest arrays in shared memory, generates unique names for each intermediate array. CUDA does not provide any memory management facilities for shared memory so in Obsidian we analyze kernel memory usage and create a memory map at compile time.

There are 48Kb of shared memory available on each GPU multiprocessor, so it is a limited resource. Making good use (and reuse)
of it is important. The Obsidian Program AST already contains Allocate nodes that show where an array comes into existence, and we compute the full live range of each array with a standard analysis:

- Step through list of statements in reverse. When an array name is encountered for the first time, it is added to a set of live arrays. The list of statements is annotated with this liveness information.
- When an Allocate statement is found, the array being allocated is removed from the set of live arrays.

Following this analysis phase, a memory map is constructed using a greedy strategy. This is done by simulating the AST execution against an abstraction of the shared memory. The simulated shared memory is implemented as a list of free ranges and a list of allocated ranges. “malloc” requests are serviced with the first available memory segment of sufficient size. The maximum size ever used is tracked, and in the end this is the total amount of shared memory needed for this kernel. After creating the memory map, the list of statements is traversed again and all array names are replaced with their location in shared memory.

Finally, this can potentially lead to memory fragmentation, and the greedy solution is certainly not optimal. However, (1) in practice we see local arrays either of the same size or shrinking sizes (divide and conquer), and (2) unlike traditional register allocation, this process primarily affects whether a kernel will compile, not its performance: we do not spill to main memory. The upside of automatic shared memory management is that it makes it much easier to reuse and remap shared memory within a large kernel, than it would be in CUDA. In CUDA you would need to allocate a local array and then manually cast portions of it for reuse—tedious and error prone.

CUDA Code Generation During this phase CUDA code is generated from the list of statements. This phase takes as a parameter the number of real CUDA threads that the code should be generated for. Hence it is here resource virtualization must be addressed. The compilation is done using the language.C.Quote library that allows us to mix in C syntax in our Haskell code. Most cases of this compilation are very simple, as many statements correspond directly to their CUDA counterparts. For example, an assignment statement is compiled as follows:

```haskell
compileStm realThreads (ForAll Block body) = goQ+goR
where
  -- how to split the iteration space
  -- across the realThreads.
  -- followed by a stage of using r real threads
  q = n 'quot' realThreads
  r = n 'rem' realThreads

  goQ = for (int i = 0; i <q; ++i) {
    -- repurpose tid
    tid = i+nt + threadIdx.x;
    body
  }
  goR = -- run the last r threads
  if (threadIdx.x <r) {
    ...
  }
```

Figure 5. Compilation of ForAll over the threads within a block.

kernels within the Accelerate implementation, a much higher level DSL but one with hand-tuned (but not auto-tuned) CUDA skeletons for patterns like scan and fold.

5.1 Mandelbrot Fractals

The Mandelbrot fractal is generated by iterating a function:

\[ z_{n+1} = z_n^2 + c \]

where \( z \) and \( c \) are complex numbers. The method to generate the fractal presented here is based on a sequential C program from reference [24].

In order to get the Mandelbrot image, one lets \( z_0 \) be zero and maps the \( x \) and \( y \) coordinates of the image being generated to the real and imaginary components of the \( c \) variable.

\[
\begin{align*}
  \text{xmin} &= -2.0 \quad \text{EFloat} \\
  \text{xmax} &= 1.2 \quad \text{EFloat} \\
  \text{ymin} &= -1.2 \quad \text{EFloat} \\
  \text{ymax} &= 1.2 \quad \text{EFloat}
\end{align*}
\]

To obtain the well known and classical image of the set, we let the real part of \( c \) range over \(-2.0\) to \(1.2\) as the \( x \) coordinate range from \(0\) to \(511\) and similarly the imaginary part ranges over \(-1.2\) and \(1.2\) as \( y \) ranges from \(0\) to \(511\)

\[
\begin{align*}
  \text{deltaP} &= (\text{xmax} - \text{xmin}) / 512.0 \\
  \text{deltaQ} &= (\text{ymax} - \text{ymin}) / 512.0
\end{align*}
\]

The image is generated by iterating the function presented above. We map the height of the image onto blocks of executing threads. Each row of the image is computed by one block of threads. This means that for a \(512\times512\) pixel image, \(512\) blocks are needed.

The function to be iterated is defined below and called \( f \). This function will be iterated until a condition holds (defined in the function \text{cond}). We count the number of iterations and if they reach \(512\) we break out of the iteration.
Generating the Mandelbrot image is done by generating a rectangle, applying the
\( \text{iters} \) function at all points.

\[
\text{mandel} = \text{genRect } 512 \times 512 \text{ iters}
\]

To illustrate the kind of low level control that an Obsidian programmer has over expressing details of a kernel, we show a series of reduction kernels, each with different optimisations applied. Many of the optimisations applied to the kernels can be found in a presentation from NVIDIA [9].

This section focuses on local reduction kernels (on-chip storage only). The construction of large reduction algorithms from these kernels will be illustrated in section 6.

5.2 Reduction

In this section, we implement a series of reduction kernels. The Obsidian reductions take an associative operator as a parameter. In these benchmarks, the reduction will be addition only and the elements will be 32 bit unsigned integers. Some of the reduction kernels will also require that the operation be commutative.

\[
f b t (x, y, \text{iter}) =\\ (x^2 - y^2 + (x + y) \text{ mod } t = \text{deltaP});\\ 2x + y + (\text{max} - b + \text{deltaQ}),\\ \text{iter} + 1)\\
\]

where

\[
\begin{align*}
\text{xsq} &= x \times x \\
\text{ysq} &= y \times y \\
\text{cond} (x, y, \text{iter}) &= ((\text{xsq} + \text{ysq} < 4) \&\& \text{iter} < 8)\\
\end{align*}
\]

The number of iterations that are executed is used to decide which colour to assign to the corresponding pixel. In the function below, \( \text{seqUntil} \) iterates \( f \) until the condition \( \text{cond} \) holds. Then the number of iterations is extracted and used to compute a colour value (out of 16 possible values).

\[
\text{iters} :: \text{EWord32} \rightarrow \text{EWord32} \rightarrow \text{SPush Thread EWord8} \\
\text{iters bid tid} = \\
\text{fmap extract (seqUntil (f bid' * tid') cond (0,0,1))}\\
\text{where} \\
\text{extract (_,_,c) = ([w32ToW8 (c `mod` 16)) * 16}\\
\text{tid' - w32ToF tid}\\
\text{bid' - w32ToF bid}\\
\]

The final step is to run the iterations for each pixel location, by implementing a \( \text{genRect} \) function that spreads a sequential \text{Push Thread} computation across the grid.

\[
\text{genRect :: EWord32} \\
\rightarrow \text{Word32} \\
\rightarrow \text{EWord32} \\
\rightarrow \text{SPush Grid b} \\
\text{genRect bs ts p} = \\
\text{pConcat (skPull bs (\&bid \rightarrow \text{tconcat (skPull ts (p bid)))))}\\
\]

Generating the Mandelbrot image is done by generating a rectangle, applying the \( \text{iters} \) function at all points.

\[
\text{mandel} = \text{genRect } 512 \times 512 \text{ iters}
\]

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
\text{size} & \text{32} & \text{64} & \text{128} & \text{256} & \text{512} & \text{1024} \\
\hline
\text{256} & \text{0.25} & \text{0.17} & \text{0.12} & \text{0.21} & \text{0.33} & \text{0.60} \\
\hline
\text{512} & \text{0.71} & \text{0.43} & \text{0.34} & \text{0.41} & \text{0.69} & \text{1.16} \\
\hline
\text{1024} & \text{2.41} & \text{1.39} & \text{1.05} & \text{1.22} & \text{1.53} & \text{2.58} \\
\hline
\text{2048} & \text{8.86} & \text{4.98} & \text{3.67} & \text{3.88} & \text{4.69} & \text{5.95} \\
\hline
\text{4096} & \text{34.21} & \text{18.82} & \text{13.69} & \text{14.07} & \text{15.36} & \text{18.65} \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
\text{size} & \text{32} & \text{64} & \text{128} & \text{256} & \text{512} & \text{1024} \\
\hline
\text{256} & \text{0.44} & \text{0.38} & \text{0.41} & \text{0.36} & \text{0.41} & \text{0.98} \\
\hline
\text{512} & \text{1.44} & \text{1.16} & \text{1.17} & \text{1.16} & \text{1.14} & \text{2.00} \\
\hline
\text{1024} & \text{5.22} & \text{3.96} & \text{3.95} & \text{3.98} & \text{4.17} & \text{4.75} \\
\hline
\text{2048} & \text{18.80} & \text{14.53} & \text{14.36} & \text{14.48} & \text{14.94} & \text{17.50} \\
\hline
\text{4096} & \text{72.12} & \text{55.36} & \text{54.94} & \text{55.16} & \text{55.67} & \text{61.89} \\
\hline
\end{array}
\]

\[
\begin{array}{|c|c|c|c|c|c|}
\hline
& \text{0} & \text{1} & \text{2} & \text{3} & \text{4} & \text{5} & \text{6} & \text{7} \\
\hline
\text{0} & 1 & 5 & 13 & 28 & 62 & 125 & 250 & 501 \\
\hline
\text{1} & 4 & 8 & 10 & 12 & 16 & 24 & 40 & 80 \\
\hline
\end{array}
\]
access consecutive elements, which happens if each thread accesses elements that are some stride apart.

5.2.2 Reduction 2

red2 lets each thread access elements that are further apart. It does this by halving the input array and then using \texttt{zipWith} on the halves (see Figure 7).

\texttt{red2} :: \texttt{Storable a} → (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

red2 f arr
  | len arr → 1 - return (arr ! 0)
  | otherwise →
  | do let (a1,a2) - halve arr
  | arr2 ← forcePull (zipWith f a1 a2)
  | red2 f arr2

5.2.3 Reduction 3

The two previous implementations of reduce write the final value into shared memory (as there is a force in the very last stage). This means that the last element is stored into shared memory and then directly copied into global memory. This can be avoided by cutting the recursion off at length 2 instead of 1, and performing the last operation without issuing a force.

\texttt{red3} :: \texttt{Storable a} → \texttt{Word32} → (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

red3 cutoff f arr
  | len arr → cutoff - return (foldPull1 f arr)
  | otherwise →
  | do let (a1,a2) - halve arr
  | arr2 ← forcePull (zipWith f a1 a2)
  | red3 cutoff f arr2

This kernel takes a cutoff as a parameter and when the array reaches that length, sequential fold over a pull array is used to sum up the remaining elements. Setting the cutoff to two does not change the overall depth of the algorithm, but since there is no force in the last stage the result will not be stored in shared memory.

5.2.4 Reduction 4

Now we have a set of three basic ways to implement reduction and can start experimenting with adding sequential, per thread, computation. \texttt{red4} uses \texttt{seqReduce}, which is provided by the Obsidian library and implements a sequential reduction that turns into a for loop in the generated CUDA code. The input array is split into chunks of 8 that are reduced sequentially. The partial results are reduced using the previously implemented (\texttt{red3}).

\texttt{red4} :: \texttt{Storable a} → (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

red4 f arr →
  | do arr2 ← force (tConcat (fmap (seqReduce f) (splitUp 8 arr)))
  | red3 2 f arr2

As can be seen by the running times in Figure 9, this optimization did not come out well. The problem is that it reintroduces memory coalescing issues (see Figure 8).

5.2.5 Reduction 5

With \texttt{red5}, the coalescing problem is dealt with by defining a new function to split up the array into sub arrays. The idea is that the elements in the inner arrays should be drawn from the original array in a strided fashion.

\texttt{coalesce} :: \texttt{ASize l}
  ⇒ \texttt{Word32}
  → \texttt{Pull l a}
  → \texttt{Pull l (Pull Word32 a)}

\texttt{coalesce n arr} =
  mkPull s (λi →
    mkPull n (λj → arr ! (i + \texttt{sizeConv} s * j)))
where \texttt{s} - \texttt{len arr} ‘div’ \texttt{fromIntegral n}

With \texttt{coalesce} in place of \texttt{splitUp}. \texttt{red5} can be defined as:

\texttt{red5} :: \texttt{Storable a}
  ⇒ (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

\texttt{red5 f arr} =
  do arr2 ← force (tConcat (fmap (seqReduce f) (coalesce 8 arr)))
  red3 2 f arr2

5.2.6 Reductions 6 and 7

Lastly, we try to push the tradeoff between number of threads and sequential work per thread further. \texttt{red6} and \texttt{red7} represent changing \texttt{red5} to reduce 16 and 32 elements in the sequential phase. The performance of the fastest of these kernels is very satisfactory, at a level where the kernel is \textit{memory bound}, that is, constrained by memory bandwidth.

We augment \texttt{red6} with a parameter saying how much sequential work should be performed.

\texttt{red6'} :: \texttt{Storable a}
  ⇒ \texttt{Word32} → (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

\texttt{red6' n f arr} =
  do arr2 ← force (tConcat (fmap (seqReduce f) (coalesce 8 arr)))
  red3 2 f arr2

\texttt{red7 f arr} = \texttt{red6' 16 f arr}
\texttt{red7 f arr} = \texttt{red6' 32 f arr}

\textbf{Lines of Code}

Figure 10 lists the number of lines of code for each of the reduction kernels. The reduction benchmarks were based, in spirit, on the reduction optimization tutorial from by NVIDIA [9], and as a comparison the CUDA kernels shown in that tutorial were the fastest of these kernels is very satisfactory, at a level where the kernel is \textit{memory bound}, that is, constrained by memory bandwidth.

We augment \texttt{red6} with a parameter saying how much sequential work should be performed.

\texttt{red6'} :: \texttt{Storable a}
  ⇒ \texttt{Word32} → (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

\texttt{red6' n f arr} =
  do arr2 ← force (tConcat (fmap (seqReduce f) (coalesce 8 arr)))
  red3 2 f arr2

\textbf{Lines of Code}

Figure 10 lists the number of lines of code for each of the reduction kernels. The reduction benchmarks were based, in spirit, on the reduction optimization tutorial from by NVIDIA [9], and as a comparison the CUDA kernels shown in that tutorial were the fastest of these kernels is very satisfactory, at a level where the kernel is \textit{memory bound}, that is, constrained by memory bandwidth.

We augment \texttt{red6} with a parameter saying how much sequential work should be performed.

\texttt{red6'} :: \texttt{Storable a}
  ⇒ \texttt{Word32} → (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

\texttt{red6' n f arr} =
  do arr2 ← force (tConcat (fmap (seqReduce f) (coalesce 8 arr)))
  red3 2 f arr2

\textbf{Lines of Code}

Figure 10 lists the number of lines of code for each of the reduction kernels. The reduction benchmarks were based, in spirit, on the reduction optimization tutorial from by NVIDIA [9], and as a comparison the CUDA kernels shown in that tutorial were the fastest of these kernels is very satisfactory, at a level where the kernel is \textit{memory bound}, that is, constrained by memory bandwidth.

We augment \texttt{red6} with a parameter saying how much sequential work should be performed.

\texttt{red6'} :: \texttt{Storable a}
  ⇒ \texttt{Word32} → (\texttt{a} → \texttt{a} → \texttt{a}) → \texttt{Pull Word32 a} → \texttt{Program Block a}

\texttt{red6' n f arr} =
  do arr2 ← force (tConcat (fmap (seqReduce f) (coalesce 8 arr)))
  red3 2 f arr2

\textbf{Lines of Code}

Figure 10 lists the number of lines of code for each of the reduction kernels. The reduction benchmarks were based, in spirit, on the reduction optimization tutorial from by NVIDIA [9], and as a comparison the CUDA kernels shown in that tutorial were the fastest of these kernels is very satisfactory, at a level where the kernel is \textit{memory bound}, that is, constrained by memory bandwidth.
6. Combining kernels to solve large problems

With Obsidian, we can experiment with details during the implementation of a single kernel. In section 5, we saw that the description of a local kernel involves its behavior when spread out over many blocks. However, solving large problems must sometimes make use of many different kernels or the same kernel used repeatedly. Here the procedure of making use of combinations of kernels is explained using large reduction as an example.

6.1 Large reductions

We implement reduction of large arrays by running local kernels on blocks of the input array. If the local kernel reduces \( n \) elements to 1 then this first step reduces \( \text{numBlocks} \times n \) elements into \( \text{numBlocks} \) partial results. The procedure is then repeated on the \( \text{numBlocks} \) elements until there is one value.

---

**Figure 9:** Top: The best time for each kernel variant at each input size. Bottom: the thread setting that achieved that best time. These settings are difficult to predict in advance. Kernels that use virtualized threads are highlighted, note that there are many of these amongst the best selection. The running times reported does not include transfer of data to and from the GPU DRAM.

**Figure 10:** The figure shows number of lines of code for the different reduction kernels. The Lines column contains number of lines in the body of that particular reduction function, reuse of prior effort not included. The Acc column includes reuse of previously implemented kernels in the count. The Total column also includes extra lines for distributing the reductions over blocks (using \( p\text{Concat}, p\text{Map} \) and \( p\text{Push} \)). This distribution code is identical for all of the reduction kernels.

**Figure 11:** Running times of \( 2^{24} \) element reduction using Obsidian or Accelerate. The results were obtained on a NVIDIA TESLA c2070. Each reduction procedure was executed 1000 times, and the total execution time is reported in the table (not including data transfer to GPU). Two different methods for executing the Accelerate (ACC) reduction repeatedly was tested. There variants are referred to as “Loop” and “AWhile”. Using Accelerate it is harder to separate out the data transfer time, but at least only one transfer of data to and from the GPU is performed and amortised over the 1000 executions. A large number of experiments was performed on the reduction benchmarks (Red1 to Red7) and the best threads per block setting is listed in the table.* The two columns on the right show the number of threads - kernel combinations that perform the worst.

```haskell
launchReduce = withCUDA (do let n = blocks * elts
    blocks = 4096
    elts = 4096
    kern <- capture 32 (mapRed5 (+) . splitUp elts)
    (inputs :: V.Vector Word32) <-
    lift (mkRandomVec (fromIntegral n))
    useVector inputs (
      o ->
      allocaVector (fromIntegral blocks) \( \_ \rightarrow \_\)
      allocaVector 1 \( \_2 \rightarrow \_\)
      do o' <- (blocks,kern) <> i
      o2 <- (1,kern) <> o
      copyOut o2)))
```

The code above is one example of our API for writing CPU-side host-programs, though it is also possible to call Obsidian-generated kernels from CUDA code as well. Figure 11 shows the running time for the above program executing a \( 2^{24} \) element reduction compared against Accelerate.

7. Related work

There are many languages and libraries for GPU programming. Starting at the low-level end of the spectrum we have CUDA [19]. CUDA is NVIDIA’s name for the programming model and extended C language for their GPUs. It is the capabilities of CUDA that we seek to match with Obsidian, while giving the programmer the benefits of having Haskell as a meta programming language. While remaining in the imperative world, but going all the way to the other end of the high-level - low-level spectrum, we have the NVIDIA Thrust Library [20]. Thrust offers a programming model where details of GPU architecture are completely abstracted away. Here, the programmer expresses algorithms using building blocks like: \( \text{Sort}, \text{Scan} \) and \( \text{Reduce} \).

Data.Array.Accelerate is a language embedded in Haskell for GPU programming [6]. The abstraction level is comparable to that of Thrust. In other words, Accelerate hides most GPU details from the programmer. Accelerate provides a set of operations (that are parallel and suitable for GPU execution, much like in Thrust) implemented as skeletons. Recent work has permitted the optimisation of Accelerate programs using fusion techniques to decrease the number of kernel invocations needed (see reference [15]). When using Accelerate the programmer has no control over how to decompose his computation onto the GPU or how to make use...
of shared memory resources. For many users, remaining entirely within Haskell will be a big attraction of Accelerate. Obsidian’s intended users are those who wish to get fine control of the GPU, at roughly the level of CUDA, but without having to manually write all the necessary index transformations.

Nikola [14] is another language embedded in Haskell that occupies the same place as Accelerate and Thrust on the abstraction level spectrum.

In the imperative world, there is also system called CUB [16, 17] with similar goals to Obsidian. CUB aims at providing reusable software components using C++ template metaprogramming. CUB provides primitives such as sort, scan and reduce that can operate at each of the GPU hierarchy levels (thread, warp, block and grid). Moreover, these primitives take tuning parameters: thread-per-block, items-per-thread, and so on. Yet CUB is more manual than Obsidian, for example requiring manual allocation of on-chip shared memory for CUB primitives, rather than Obsidian’s automatic shared-memory management. Further, CUB makes it possible to call reusable functions from kernels, but it doesn’t change the way kernels (with their implicit nested loops superimposed onto a flat implicit loop) are written.

The systems mentioned above are all for flat data-parallelism, Bergstrom and Repp are attempting nested data-parallelism by implementing a compiler for the NESL language for GPUs [2].

The Copperhead [4] system compiles a subset of Python to run on GPUs. Much like other languages mentioned here, Copperhead identifies usages of certain parallel primitives that can be executed in parallel on the GPU (such as reduce, scan and map). But Copperhead also allows the expression of nested data-parallelism and is in that way different from both Accelerate and Obsidian.

In reference [21], Oancea et al. use manual transformations to study a set of compiler optimisations for generating efficient GPU code from high-level and functional programs based on map, reduce and scan. They tackle performance problems related to GPU programming, such as bad memory access patterns and diverging branches. Obsidian enables easy exploration of decisions related to these issues.

8. Conclusion

Obsidian lends itself well to experimentation with low level details. Having control of these details is essential for the implementation of efficient kernels. This is illustrated in section 5.2. The case study also shows how we can compose kernels and thus reuse prior effort.

The use of GPU-hierarchy generic functions makes the kernel code concise. The pSum, pConcat, tConcat and nConcat functions provide an easy way to control placement of computation onto levels of the hierarchy. The typing-design used to model the GPU hierarchy also rules out many programs that we cannot efficiently compile to the GPU.

While other approaches to GPU programming in higher level languages deliberately abstract away from the details of the GPU, we persist in our aim of exposing architectural details of the machine and giving the programmer fine control. This is partly because trying to provide simple but effective programming idioms is an interesting challenge. More importantly, we are fascinated by the problem of how to assist programmers in making the subtle algorithmic decisions needed to program parallel machines with programmer-controlled memory hierarchies, and exotic constraints on memory access patterns. This problem is by no means confined to GPUs, and it is both difficult and pressing.

Acknowledgments

Push arrays were invented by Koen Claessen. The implementation of push arrays in Obsidian is targeted at GPUs and restricted compared to Koen’s more general idea. Koen has also been a source of important insights and tips that have improved this work greatly.

This research has been funded by the Swedish Foundation for Strategic Research (which funds the Resource Aware Functional Programming (RAW FP) Project), by the Swedish Research Council, and by U.S. NSF award #1337242.

References


