

2011-03-06

Adressavkodning

Övningsuppgifter

2010

Lösningar


(Med reservation för diverse fel!)

1.

RWM: 32k = = $2^5 \cdot 2^{10} = 2^{15}$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 0000H =	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: 7FFFH =	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	15 st															

ROM: 32k = = $2^5 \cdot 2^{10} = 2^{15}$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 8000H =	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: FFFFH =	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	15 st															

I/O: Adress: 7FFFH =	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	CS															



2.

ROM: $2^{14} = 16k$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: C000H =	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: FFFFH =	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	14 st															

RWM: $2^{13} = 8k$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 4000H =	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: 5FFFH =	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	13 st															

UTPORT:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr:	0	0	0	0	0	0	0	0	1	-	-	-	-	-	-	-	-
Start: 0100H =	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Slut: 01FFH =	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
	CS	8st															

INPORT:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr:	0	0	0	0	0	0	0	1	0	-	-	-	-	-	-	-	-
Start: 0200H =	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Slut: 02FFH =	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1
	CS	8st															

Samma utport "finns" på 2^8 olika adresser.


Samma inport "finns" på 2^8 olika adresser.

Inkoppling av ytterligare en 16k ROM-modul:

Det krävs att det finns en ledig adresslucka med konstanta $A_{15}A_{14}$ för att rymma 16k.

$A_{15}A_{14} = 10$ är ledig.

ROMx: $2^{14} = 16k$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 8000H =	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: BFFFH =	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	14 st															



RWM används för variabler, dvs ändringsbara data och för program under utvecklingskedet. ROM används för program som inte ändras och för konstanter. RWM är flyktigt, dvs det tappar informationen vid spänningsbortfall. ROM är icke flyktigt, dvs det behåller informationen vid spänningsbortfall.

3.

Modul 1: $2^{13} = 8k$	<table border="1"> <tr> <td>A</td> <td>15</td><td>14</td><td>13</td> <td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Start: A000H =</td> <td>1</td><td>0</td><td>1</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>Slut: BFFFH =</td> <td>1</td><td>0</td><td>1</td> <td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td> </tr> <tr> <td></td> <td></td><td></td><td>CS</td> <td colspan="13" style="text-align: center;">13 st</td> </tr> </table>	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Start: A000H =	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	Slut: BFFFH =	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1				CS	13 st													<p>Detta bör vara en RWM-modul med kapaciteten 8kbyte. (RWM eftersom R/W-signalen saknas vid CS-avkodningen.)</p>
A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																						
Start: A000H =	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0																																																						
Slut: BFFFH =	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1																																																						
			CS	13 st																																																																		


Modul 2: $2^{14} = 16k$	<table border="1"> <tr> <td>A</td> <td>15</td><td>14</td> <td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Start: C000H =</td> <td>1</td><td>1</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>Slut: FFFFH =</td> <td>1</td><td>1</td> <td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td> </tr> <tr> <td></td> <td></td><td>CS</td> <td colspan="14" style="text-align: center;">14 st</td> </tr> </table>	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Start: C000H =	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Slut: FFFFH =	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1			CS	14 st														<p>Detta bör vara en ROM-modul med kapaciteten 16kbyte. (ROM eftersom R/W-signalen finns med vid CS-avkodningen.)</p>
A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																						
Start: C000H =	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																						
Slut: FFFFH =	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1																																																						
		CS	14 st																																																																			

Modul 3:	<table border="1"> <tr> <td>A</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Adr: 600EH =</td> <td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td> </tr> <tr> <td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CS</td> </tr> </table>	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Adr: 600EH =	0	1	1	0	0	0	0	0	0	0	0	0	1	1	1	0																	CS	<p>Detta är en inport. (Endast en adress och modulen aktiveras vid läsning i "minnet".)</p>
A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																					
Adr: 600EH =	0	1	1	0	0	0	0	0	0	0	0	0	1	1	1	0																																					
																CS																																					

Modul 4:	<table border="1"> <tr> <td>A</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Adr: 600FH =</td> <td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td> </tr> <tr> <td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CS</td> </tr> </table>	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Adr: 600FH =	0	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1																	CS	<p>Detta är en utport. (Endast en adress och modulen aktiveras vid skrivning i "minnet".)</p>
A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																					
Adr: 600FH =	0	1	1	0	0	0	0	0	0	0	0	0	1	1	1	1																																					
																CS																																					

E-signalen finns med i CS-avkodningen eftersom adressbitarna har giltiga värden endast när E = 1.


4.



RWM: $2k = 2 \cdot 2^{10} = 2^{11}$	<table border="1"> <tr> <td>A</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td> <td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Start: 0000H =</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td>Slut: 07FFH =</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> <td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td> </tr> <tr> <td></td> <td></td><td></td><td></td><td></td><td>CS</td> <td colspan="11" style="text-align: center;">11 st</td> </tr> </table>	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Start: 0000H =	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Slut: 07FFH =	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1						CS	11 st										
A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																					
Start: 0000H =	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																																																					
Slut: 07FFH =	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1																																																					
					CS	11 st																																																															

Inport:	<table border="1"> <tr> <td>A</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Adr: 0800H =</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td> </tr> <tr> <td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CS</td> </tr> </table>	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Adr: 0800H =	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0																	CS
A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																				
Adr: 0800H =	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0																																				
																CS																																				

Utport:	<table border="1"> <tr> <td>A</td> <td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td> </tr> <tr> <td>Adr: 0801H =</td> <td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td> </tr> <tr> <td></td> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CS</td> </tr> </table>	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Adr: 0801H =	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1																	CS
A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																				
Adr: 0801H =	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1																																				
																CS																																				



5.

$$\begin{array}{lll}
 x_0 = \bar{A}_{13}\bar{A}_{12} & x_4 = \bar{A}_{15}\bar{A}_{14} & CS_{RWM} = E x_5 = E \bar{A}_{15}A_{14} \\
 x_1 = \bar{A}_{13}A_{12} & x_5 = \bar{A}_{15}A_{14} & CS_{ROM} = E x_7(x_3 + x_2)R/W = E A_{15}A_{14} (A_{13}A_{12} + A_{13}\bar{A}_{12}) R/W = E A_{15}A_{14}A_{13} R/W \\
 x_2 = A_{13}\bar{A}_{12} & x_6 = A_{15}\bar{A}_{14} & CS_{IN} = E x_4 x_0 R/W = E \bar{A}_{15}\bar{A}_{14}\bar{A}_{13}\bar{A}_{12}R/W \\
 x_3 = A_{13}A_{12} & x_7 = A_{15}A_{14} & CS_{UT} = E x_4 x_0 \bar{R}/\bar{W} = E \bar{A}_{15}\bar{A}_{14}\bar{A}_{13}\bar{A}_{12}\bar{R}/\bar{W}
 \end{array}$$


$$\begin{array}{l}
 \text{RWM:} \\
 2^{14} = 16k \\
 \text{Start: } 4000H = \begin{array}{c|cccccccccccccccc}
 A & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 \hline
 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
 \end{array} \\
 \text{Slut: } 7FFFH = \begin{array}{c|cccccccccccccccc}
 A & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 \hline
 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1
 \end{array} \\
 \text{CS} & \underbrace{\hspace{10em}}_{14 \text{ st}}
 \end{array}$$

$$\begin{array}{l}
 \text{ROM:} \\
 2^{13} = 8k \\
 \text{Start: } E000H = \begin{array}{c|ccccccccccccccc}
 A & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 \hline
 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
 \end{array} \\
 \text{Slut: } FFFFH = \begin{array}{c|ccccccccccccccc}
 A & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 \hline
 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1
 \end{array} \\
 \text{CS} & \underbrace{\hspace{10em}}_{13 \text{ st}}
 \end{array}$$

$$\begin{array}{l}
 \text{I/U-PORT:} \\
 \text{Adr:} \\
 \text{Start: } 0000H = \begin{array}{c|cccccccccccc}
 A & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 \hline
 & 0 & 0 & 0 & 0 & - & - & - & - & - & - & - & - & - & - & -
 \end{array} \\
 \text{Slut: } 0FFFH = \begin{array}{c|cccccccccccc}
 A & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
 \hline
 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1
 \end{array} \\
 \text{CS} & \underbrace{\hspace{10em}}_{12 \text{ st}}
 \end{array}$$

Samma portar "finns" på 2^{12} olika adresser.

För att bilda en sammanhängande ROM-area måste den nya 8k-ROM-modulen (ROMx) ha slutadressen DFFFH. Adressbitarna $A_{15}A_{14}A_{13}$ måste då ha värdena 110. Detta ger $x_7(x_1+x_0) = A_{15}A_{14}(\bar{A}_{13}A_{12} + \bar{A}_{13}\bar{A}_{12}) = A_{15}A_{14}\bar{A}_{13}$



6.

ROM:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$2^{14} = 16k$	Start: C000H =	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Slut: FFFFH =	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	14 st															

RWM:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$2^{14} = 16k$	Start: 4000H =	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Slut: 5FFFH =	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	14 st															

I/U-PORT:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr:		0	0	0	0	0	1	0	1	1	-	-	-	-	-	-	-
Start: 0580H =		0	0	0	0	0	1	0	1	1	0	0	0	0	0	0	0
Slut: 05FFH =		0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	1
	CS	7st															


Samma I/U-port "finns" på 2^7 olika adresser.

Inkoppling av ytterligare en 16k ROM-modul:

Det krävs att det finns en ledig adresslucka med konstanta $A_{15}A_{14}$ för att rymma 16k.


$A_{15}A_{14} = 10$ är ledig.

ROMx:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$2^{14} = 16k$	Start: 8000H =	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Slut: BFFFH =	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS	14 st															



RWM används för variabler, dvs ändringsbara data och för program under utvecklingskedet. ROM används för program som inte ändras och för konstanter. RWM är flyktigt, dvs det tappas informationen vid spänningsbortfall. ROM är icke flyktigt, dvs det behåller informationen vid spänningsbortfall.

7.



Passiv area
1k = 2¹⁰

A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 0000H =	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: 03FFH =	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	CS						10 st									

RWM
4k = 2¹²

A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: F000H =	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Slut: FFFFH =	1	1	1	1	0	0	1	1	1	1	1	1	1	1	1	1
	CS				12 st											

Inport1:

A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: 0400H =	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	CS															

Utport:






A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: 0401H =	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1
	CS															

Inport2:

A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: FFFEH =	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
	CS															


Inport3:

A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: FFFFH =	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS															




8.

RWM: $16k = 2^{14}$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 0000H =		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: 3FFFH =		0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS																



ROM: $8k = 2^{13}$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: E000H =		1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: FFFFH =		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS																



I/O: Adress: 3FFFH =	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS																

9.


0000H	} 32 kbyte ROM	Upptaget för styrregister mm
03FFH		Inport1
0400H		Utport
0401H		ROM
0402H		ROM
7FFFH		8 kbyte RWM
8000H		Inport2
FFFDH		Inport3
FFFEH		
FFFFH		

Passiv area $1k = 2^{10}$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 0000H =		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: 03FFH =		0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	CS							10 st									


ROM $32k = 2^{15}$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: 0000H =		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Slut: 7FFFH =		0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS		15 st														

RWM $4k = 2^{12}$	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Start: F000H =		1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Slut: FFFFH =		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS		12 st														

Inport1:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: 0400H =		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
	CS																






Utport:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: 0401H =		0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1
	CS																



Inport2:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: FFFEH =		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
	CS																

Inport3:	A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Adr: FFFFH =		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	CS																



10.

