		x86 architecture
Compiler construction 2012		x86: assembly for a real machine
Lecture 7 • x86 architecture • Calling conventions • Some x86 instructions • From LLVM to assembler • Instruction selection • Instruction selection • Register allocation		First comparison with JVM Not a stack machine; no direct correspondence to operand stacks. Anthmetics etc is instead done with values in registers. Much more limited support for function calls; you need to handle return addresses, jumps, allocation of stack frames etc yourself. Your code is assembled and run; no further optimization. CISC architecture with few registers. Straightforward code will run slowly.
88 achtecture x86 assembler, a first examp	CHALMERS	sill architecture Example explained
Javalette (or C) > more ex1.c int f (int x, int y) { int z = x + y; return z; } > This might be compiled to the assembler code to the right.	NASM assembly code segment .text global f f: mov ebp, esp sub esp, 4 mov eax, [ebp+8] mov [ebp-4], eax mov [ebp-4] leave ret	NASM code commented segment .text ; code area global f ; f has external scope f: ; entry point for f push dword ebp ; save caller's fp mov ebp, esp ; set our fp sub esp, 4 ; allocate space for z mov eax, [ebp+4]; move y to eax mov [ebp-4], eax ; move eax to z mov eax, [ebp-4]; restore caller's fp/sp ret ; pop return addr, jump
	CHALMERS	CHALMER


Which version should you target?
x86 When speaking of the x86 architecture, one generally means register/instruction set for the 80386 (with floating-point ops). You can compile code which would run on a 386 – or you may use SSE2 operations for a more recent version.
Catarg conversion Catarg conversion Data area for parameters and local variables
Runtime stack Contiguous memory area. Grows from high addresses downwards. AR layout illustrated. EBP contains current base pointer (= frame pointer). ESP contains current stack pointer. Note: We need to store return address (address of instruction to jump to on return).

alling convention		Calling convention
Calling convention		Parameters, local variables and return values
Caller, before call Push params (in reverse order). Push return address. Jump to callee entry. Code pattern: push dvord paramn push dvord paramn call f Caller, after call Pop parameters. Code pattern: add esp parambytes atrig coverest	Callee, on entry Push caller's base pointer. Update current base pointer. Allocate space for locals. Code pattern: push dword ebp mov ebp, esp sub esp, <i>localbytes</i> Callee, on exit Restore base and stack pointer. Pop return address and jump. Code pattern: leave ret	Parameters In the callee code, integer parameter 1 has address ebp+8, parameter 2 ebp+12, etc. Parameter values accessed with indirect addressing: [ebp+8], etc. Double parameters require 8 bytes. Here ebp+ <i>n</i> means "(address stored in ebp) + <i>n</i> ". Local variables First local varia sta address ebp-4, etc. Local varias are conventionally addressed relative to ebp, not esp. Again, refer to vars by indirect addressing: [ebp-4], etc. Return values Integer and boolean values are returned in eax, doubles in st0. Cutang convention
Register usage		
freely used by callee. Callee save register EBX, ESI, EDI, EBP, ESP. For EBP and ESP, this is handled in Note		Assemblers for x86 Several alternatives Several assemblers for x86 exist, with different syntax. We will use NASM, the Netwide Assembler, which is available for several platforms. We also recommend Paul Carter's book and examples. Follow link from course web site. Some syntax differences to the GNU assembler: GNU uses Yeax etc, as register names. Use Two-argument instructions the operands have poposite order(!)
EAX, ECX and EDX must be saved freely used by callee. Callee save register EBX, ESI, EDI, EBP, ESP. For EBP and ESP, this is handled in Note	the code patterns.	Several alternatives Several assemblers for x86 exist, with different syntax. We will use NASM, the Netwide Assembler, which is available for several platforms. We also recommend Paul Carter's book and examples. Follow link from course web site. Some syntax differences to the GNU assembler:
EAX, ECX and EDX must be saved freely used by callee. Callee save register EBX, ESI, EDI, EBP, ESP. For EBP and ESP, this is handled in Note What we have described is one con called cdecl .	the code patterns.	Several alternatives Several assemblers for x86 exist, with different syntax. We will use NASM, the Netwide Assembler, which is available for several platforms. We also recommend Paul Carter's book and examples. Follow link from course web site. Some syntax differences to the GNU assembler: GNU uses Xeax etc. as register names. For two-argument instructions, the operands have opposite order(!). Different syntax for indirect addressing.

alling convention		Assembler	
Example: GNU syntax		Integer arithmetic; two-adress	code
First example, revisited > gcc - c ex1.c > objdump -d ex1.o ex1.o: file format elf32-i386 Disassembly of section .text: 00000000 <f>: 0: 55 push %ebp 1: 89 e5 mov %esp,%ebp 1: 89 e5 mov %kesp,%ebp 1: 89 e5 mov 0xC(%ebp),%eax 6: 03 45 08 add 0x8(%ebp),%eax 9: c9 leave a: c3 ret ></f>		Addition, subtraction and multiplication add dest, src ; dest := dest + src sub dest, src ; dest := dest - src imu1 dest, src ; dest := dest - src Operands can be values in registers or Division - one-address code idiv denom (eax,edx) := ((edx: eax)/denom,(edx: e o The numerator is the 64-bit value e o Both div and mod are performed; o edx must be zeroed before division Trick: xor edx, edx.	in memory; <i>src</i> also a literal. ax)% <i>denom</i>) dx: eax (no other choices). esults in eax resp. edx. 1.
ssembler Example	CHALMERS	Assembler Example, continued	CHALME
<pre>javalette program int main () { printString "Input a number: "; int n = readInt(); printInt (2*n); return 0; } The above code could be translated as follows (slightly optimized to fit on slide).</pre>	Code for main push dword ebp mov ebp, esp push stri call printString add esp, 4 call readInt imul eax, 2 push eax call printInt add esp, 4 mov eax, 0 leave ret	Complete file extern printString, printInt extern readInt segment .data str1 db "Input a number: " segment .text global main main: code from previous slide	Comments • IO functions are external; we come back to that. • The data segment contains constants such as str1. • The text segment contains code. • The global declaration gives main external scope (can be called from code outside this file).
	CHALMERS		CHALME

Assembler		Assembler	
Floating-point arithmetic in x86		Floating-point arithmetic in S	SSE2
Moving numbers (selection)			
fild src pushes value in src on fp stack. fild src pushes value in src on fp stack. fstp dest stores top of fp stack in dest and pops. src and dest can be fp register or memory reference.		New registers 128-bit registers XMM0–XMM7 (late Each can hold two double precision SIMD operations for arithmetic.	
Arithmetic (selection) fadd src src added to ST0.		Arithmetic instructions Two-address code, ADDSD, MULSD	, etc.
Tadd src src added to ST0. fadd to dest ST0 added to dest. faddp dest ST0 added to dest, then pop. Similar variants for fsub, fmul and fdiv.		SSE2 fp code similar to integer arith	
	CHALMERS		CHALMERS
Assembler Control flow		Assembler One more example	
Integer comparisons cmp v1 v2 is computed and bits in the flag registers are set: ZF is set iff value is zero. DF is set iff result overflows. SF is set iff result is negative.	Branch instructions (selection) JZ (<i>lab</i> branches if ZF is set. JL <i>lab</i> branches if SF is set. Similarly for the other relations between v1 and v2. fcomi src compares st0 and src and sets flags; can be followed by branching as above.	<pre>Javalette (or C) int sum(int n) { int res = 0; int i = 0; while (i < n) { res = res + i; i++; } return res; }</pre>	Naive assembler sum: push dword ebp mov ebp, esp sub esp, 8 mov [ebp-4], 0 mov [ebp-4], 0 jmp L2 L3: mov eax, [ebp-8] add [ebp-4], eax inc [ebp-8] cmp eax, [ebp-8] jl L3 mov eax, [ebp-4] leave ret
	CHALMERS		Ter

Assembler	Assembler
How to do an x86 backend	Input and output
Starting point	A simple proposal
Two alternatives: • From LLVM code (requires your basic backend to generate LLVM code as a data structure, not directly as strings). Will generate many local vars. • From AST's generated by frontend (means a lot of code common with	Define printInt, readInt etc in C. Then link this file together with your object files using gcc. Alternative: Compile runtime.ll with llvm-as and llc to get runtime.s; this can be given to gcc as below.
LLVM backend).	Linux building To assemble a NASM file to file.o:
Variables In either case, your code will contain a lot of variables/virtual registers. Possible approaches:	nam -f elf file.asm To link: gcc file.o runtime.c Result sexecutable a.out.
 Treat these as local vars, storing to and fetching from stack at each access. Gives really slow code. 	More info
 Do (linear scan) register allocation. Much better; you will want to do this if you choose do do this backend. 	Paul Carter's book (link on course web site) gives more info. His driver and input routines could possibly be used, but the above seems better.
From LLVM to assembler	From LLVM to assembler
From LLVM to assembler	Native code generation, revisited
Several stages	More complications
 Instruction selection. 	So far, we have ignored some important concerns in code generation:
Instruction scheduling. SSA-based optimizations. Register allocation. Sequence in a net of the second se	 The instruction set in real-world processors typically offer many different ways to achieve the same effect. Thus, when translating an IR program to native code we must do instruction selection, i.e. choose between available alternatives.
Prolog/epilog code (AR management). Late optimizations. Code emission.	 Often an instruction sequence contain independent parts that can be executed in arbitrary order. Different orders may take very different time; thus the code generator must do instruction scheduling.
Target-independent generation	Both these task are complex and interact with register allocation.
Also much of this is done in target-independent ways and using general algorithms operating on target descriptions.	In LLVM, these tasks are done by the native code generator \mbox{llc} and the JIT compiler in 111.
CHAIMER	: CHAIMER



From LLVM to assembler		From LLVM to assembler
Peephole matching		Instruction scheduling, background
Recall: peephole optimization Code improvement by local simplification of the code within a small sliding window of instructions. Can be used for instruction selection Often one further intermediate language between IR and native code; peephole simplification done for that language. Retargetable compilers Instruction selection part of compiler generated from description of target instruction selection part of compiler generated from description of target		Simple-minded, old-fashioned view of processor Fetch an instruction, decode it, fetch operands, perform operation, store result. Then fetch next operation, Modern processors • Several instructions under execution concurrently. • Memory system cause delays, with operations waiting for data. • Similar problems for results from arithmetic operations, that may take several cycles. Consequence Important to understand data dependencies and order instructions advantageously.
	CHALMER	s challen
from LLVM to assembler	CHALMER	s creativer
irom LLVM to assembler		
Instruction scheduling		From LLVM to assembler
Instruction scheduling Example (from Cooper)		PrentLIM to assertive Instruction scheduling
Instruction scheduling Example (from Cooper) w = w * 2 * x * y * z	, example	First LLWI is asserted Instruction scheduling Comments
Instruction scheduling Example (from Cooper) w = w * 2 * x * y * z Memory op takes 3 cycles, r	, example	Proi LLM is assertive Instruction scheduling Comments • Problem is NP-complete for realistic architectures.
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue	, example nult 2 cycles, add one cycle. sd each cycle, if data available.	Pron LLMI is assertive Instruction scheduling Comments Problem is NP-complete for realistic architectures. Common technique is list scheduling: greedy algorithm for
Instruction scheduling Example (from Cooper) y = y + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1	, example nult 2 cycles, add one cycle. d each cycle, if data available. Schedule 2	ProfitMit Exercise Instruction scheduling Comments Problem is NP-complete for realistic architectures. Common technique is list scheduling: greedy algorithm for scheduling a basic block.
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, f One instruction can be issue Schedule 1 r1 <- M [fp + @w]	, example nult 2 cycles, add one cycle. d each cycle, if data available. Schedule 2 r1 < M [fp + @v]	Pron LLMI to assertive Instruction scheduling Comments Problem is NP-complete for realistic architectures. Common technique is list scheduling: greedy algorithm for
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1 ri < -m [fp + @w] ri < -ri + ri	, example nult 2 cycles, add one cycle. Medeach cycle, if data available. Schedule 2 r1 <- M [fp + @w] r2 <- M [fp + @w]	Proi LLM is savetive Instruction scheduling Comments Problem is NP-complete for realistic architectures. Common technique is Ist scheduling : greedy algorithm for scheduling a basic block. Builds graph describing data dependencies between instructions and
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1 r1 < - m [fp + @w] r1 < - r1 + r1 r2 < - M [fp + @x]	nult 2 cycles, add one cycle. Id each cycle, if data available. Schedule 2 r1 <- M [fp + @v] r2 <- M [fp + @y] r3 <- M [fp + @y]	Protitute sametere Instruction scheduling Comments Problem is NP-complete for realistic architectures. Common technique is list scheduling : greedy algorithm for scheduling a basic block. Builds graph describing data dependencies between instructions and schedules instructions from ready list of instructions with available
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1 r1 < m [$fp + @w$] r1 < r1 + r2	, example null 2 cycles, add one cycle. d each cycle, if data available. Schedule 2 r1 < M [fp + @w] r2 < M [fp + @w] r3 < M [fp + @y] r1 < r1 + r1	Protitute sametere Instruction scheduling Comments Problem is NP-complete for realistic architectures. Common technique is list scheduling : greedy algorithm for scheduling a basic block. Builds graph describing data dependencies between instructions and schedules instructions from ready list of instructions with available
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1 r1 < - m [fp + @w] r1 < - r1 + r1 r2 < - M [fp + @x]	nult 2 cycles, add one cycle. Id each cycle, if data available. Schedule 2 r1 <- M [fp + @v] r2 <- M [fp + @y] r3 <- M [fp + @y]	Precision Comments Comments Comments Common technique is list scheduling: greedy algorithm for scheduling a basic block. Builds graph describing data dependencies between instructions and schedules instructions from ready list of instructions with available operands. Interaction Despite interaction between selection, scheduling and register allocation,
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1 r1 < -m [fp + 0w] r1 < -m [fp + 0w] r1 < r1 + r1 r2 < -m [fp + 0x] r1 < r1 + r2	, example mult 2 cycles, add one cycle. ed each cycle, if data available. Schedule 2 r1 <- M [fp + @w] r2 <- M [fp + @w] r3 <- M [fp + @y] r1 <- r1 + r1 r1 <- r1 + r2	Protitute sustainer Instruction scheduling Comments Problem is NP-complete for realistic architectures. Common technique is list scheduling: greedy algorithm for scheduling a basic block. Builds graph describing data dependencies between instructions and schedules instructions from ready list of instructions with available operands. Interaction
Instruction scheduling Example (from Cooper) w = w + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1 $r1 < M \ [fp + 0w]$ r1 < r1 + r1 $r2 < M \ [fp + 0w]$ r1 < r1 + r2 $r2 < M \ [fp + 0y]$ r1 < r1 + r2	, example nult 2 cycles, add one cycle. d each cycle, if data available. Schedule 2 r1 <- M [fp + @v] r2 <- M [fp + @v] r1 <- r1 + r1 r1 <- r1 + r2 r2 <- M [fp + @z]	Precision Comments Comments Comments Common technique is list scheduling: greedy algorithm for scheduling a basic block. Builds graph describing data dependencies between instructions and schedules instructions from ready list of instructions with available operands. Interaction Despite interaction between selection, scheduling and register allocation,
Instruction scheduling Example (from Cooper) u = u + 2 + x + y + z Memory op takes 3 cycles, r One instruction can be issue Schedule 1 r1 < - r1 + r1 r2 < r4 [fp + $0u$] r1 < - r1 + r1 r2 < r4 [fp + $0u$] r1 < r1 + r2 r2 < r4 [fp + $0u$] r1 < r1 + r2 r2 < r4 [fp + $0u$] r1 < r1 + r2	, example nult 2 cycles, add one cycle. dd each cycle, if data available. Schedule 2 r1 <- M [fp + 0x] r2 <- M [fp + 0x] r3 <- M [fp + 0y] r1 <- r1 + r1 r1 <- r1 + r2 r2 <- M [fp + 0z] r1 <- r1 + r3	Precision Comments Comments Comments Common technique is list scheduling: greedy algorithm for scheduling a basic block. Builds graph describing data dependencies between instructions and schedules instructions from ready list of instructions with available operands. Interaction Despite interaction between selection, scheduling and register allocation,

From LLVM to assembler	From LLVM to assembler
Register allocation	The interference graph
An important code transformation When translating an IR with (infinitely many) virtual registers to code for a real machine, we must o assign virtual registers to physical registers. o write register values to memory (spiII), at program points when the number of live virtual registers exceeds the number of available registers. Register allocation is very important; good allocation can make a program run an order of magnitude faster (or more) as compared to poor allocation.	Live sets and register usage A variable is live at a point in the CFG, if it may be used in the remaining code without previous assignment. If two variables are live at the same point in the CFG, they must be in different registers. Conversely, two variables that are never live at the same time can share a register. Interfering variables We say that variables x and y interfere if they are both live at some point. The interference graph has variables as nodes and edges between interfering variables.
CHAIMER:	S CHALMERS
An example	Register allocation by graph colouring
How many registers are needed? b a b c d c d c d c f b	 The algorithm (K colours available) Find a node n with less than K edges. Remove n and its edges from the graph and put on a stack. Repeat with remaining graph until either only K nodes remain or all remaining nodes have at least K adjacent edges. In the first case, give each remaining node a distinct colour and pop nodes from the stack, inserting them back into the graph with their edges and colouring them. In the second case, we may need to spill a variable to memory. Optimistic algorithm: Choose one variable and push on the stack. Later, when popping the stack, we may be lucky and find that the neighbours use at most K-1 colours.
CHAINER	S CHALMERS

From LLVM to assembler	From LLVM to assembler
Complexity	Move instructions
A hard problem The problem to decide whether a graph can be K-coloured is NP-complete. The simplify/select algorithm on the previous slide works well in practice; its complexity is $O(r^2)$, where <i>n</i> is the number of virtual registers used. When optimistic algorithm fails, memory store and fetch instructions must be added and algorithm restarted. Heuristics to choose variable to spill: • Little use+def within loop; • Interference with many variables.	An example Coalescing t := s sometimes be removed and the nodes s and t merged in the interference graph. sand t interfere, but if t is not later redefined, they may share a register.
CHALMERS	CHALMERS
From LUM to assenteer Linear scan register allocation	From LIXM to assembler The linear scan algorithm
Compilation time vs code quality Register allocation based on graph colouring produces good code, but requires significant compilation time. For e.g. JT compiling, allocation time is a problem. The Java HotSpot compiler uses a linear scan register allocator. Much faster and in many cases only 10% slower code.	Preliminaries Number all the instructions 1, 2, in some way (for now, think of numbering them from top to bottom). (Other instruction orderings improves the algorithm; also here depth first ordering is recommended.) Do a simplified liveness analysis, assigning a live range to each variable. A live range is an interval of integers starting with the number of the instruction where the variable is first defined and ending with the number where it is last used. Sort live ranges in order of increasing start points into list L.

From LLVM to assembler	From LLVM to assembler
The linear scan algorithm	More algorithms Still a hot topic
The algorithm • Maintain a list, called active, of live ranges that have been assigned registers. active is sorted by increasing end points and initially empty. Traverse L and for each interval I: • Traverse active and remove intervals with end points before start point of l. • If length of active is smaller than number of registers, add I to active; otherwise spill either I or the last element of active. In the latter case, the choice of interval to spill is usually to keep interval with longest remaining range in active.	Register allocation is still an active research area, an indication of its importance in practice. Puzzle solving Recent work by Pereira and Patsberg views register allocation as a puzzle solving problem. Chordal graphs Hack, Grund and Goos exploit the fact that the interference graph is chordal to get an $O(r^2)$ optimal algorithm. Care is needed when destructing SSA form.
Peer LUNE is asserter Summing up	
What's needed? To claim credits for a x86 backend, straightforward code generation is enough. Consider register allocation. But we require correct code and runnable programs; "almost done" does not give credit.	
Next time Guest lecture by Josef Svenningsson on compiling techniques for Feldspar, a Haskell-based DSL for signal processing, targetting highly optimized C code for DSP processors.	
CHALMERS	