

# DAT 015 – Maskinorienterad Programmering 2012/2013

CPU12 Reference Guide  
Stencil: "Assemblerprogrammering.pdf"

Ur innehållet:  
Räknarkretsar ("TIMERS")  
Pulsbreddsmodulering ("PWM")  
Analog-/Digital- omvandling ("AD")  
Seriekommunikation ("SCI")

# CRG, Clock Reset Generator


HCS12 har programmerbar arbetstakt . Kontrolleras från CRG-modul.

Address Offset	Use	Access
\$_00	CRG Synthesizer Register (SYNR)	R/W
\$_01	CRG Reference Divider Register (REFDV)	R/W
\$_02	CRG Test Flags Register (CTFLG) <sup>1</sup>	R/W
\$_03	CRG Flags Register (CRGFLG)	R/W
\$_04	CRG Interrupt Enable Register (CRGINTE)	R/W
\$_05	CRG Clock Select Register (CLKSEL)	R/W
\$_06	CRG PLL Control Register (PLLCTL)	R/W
\$_07	CRG RTI Control Register (RTICTL)	R/W
\$_08	CRG COP Control Register (COPCTL)	R/W
\$_09	CRG Force and Bypass Test Register (FORBYP) <sup>2</sup>	R/W
\$_0A	CRG Test Control Register (CTCTL) <sup>3</sup>	R/W
\$_0B	CRG COP Arm/Timer Reset (ARMCOP)	R/W

NOTES:  
1. CTFLG is intended for factory test purposes only.  
2. FORBYP is intended for factory test purposes only.  
3. CTCTL is intended for factory test purposes only.

$$PLLCLK = 2 \times OSCCLK \times \frac{(SYNR + 1)}{(REFDV + 1)}$$

$$BusClock (E) = PLLCLK/2$$



# EXEMPEL: Bestäm busfrekvens

Antag 8 MHz kristall.

PLLCLK får aldrig vara *mindre än* OSCCLK eftersom detta äventyrar stabilitetsvillkoren i oscillatoren.

PLLCLK/2 får aldrig vara *större än* nominella arbetsfrekvensen hos kretsen. För första generationens HCS12 innebär detta att PLLCLK/2 < 25 MHz.

$$50MHz > 2 \times 8MHz \times \frac{(SYNR + 1)}{(REFDV + 1)}$$

Sätt:  
SYNR = 5 och REFDV = 1

$$2 \times 8MHz \times \frac{(5 + 1)}{(1 + 1)} = 2 \times 8 \times 3MHz = 48MHz$$

Basadress = \$34

Algorithm:

1. Skriv nya värden till SYNR, REFDV.

2. Vänta tills kretsen "läser" (LOCK=1)

3. Växla till PLL (sätt PPLSEL=1)


Clock Reset Generator (CRG)										Mnemonic	Named
Offset	7	6	5	4	3	2	1	0			
\$34	R	0	0	SYN5	SYN4	SYN3	SYN2	SYN1	SYN0	SYNR	Synthesizer Register
\$35	R	0	0	0	0	REFDV3	REFDV2	REFDV1	REFDV0	REFDV	Reference Divide Register
\$36	R	0	0	0	0	0	0	0	0	CTPLG	*)Test Flags Register
\$37	R	RTIF	PORF	LVRF	LOCKIF	LOCKE	SCMIE	SCMIF	SCM	CRGFLG	Flags Register
\$38	R	RTIE	0	0	LOCKIE	0	0	0	0	CRGINTE	Interrupt Enable Register
\$39	R	PPLSEL	PSTP	SYSWAI	ROAWAI	PLLWAI	CWAI	RTWAI	COPWAI	CLKSEL	Clock Select Register
\$3A	R	CME	PLLON	AUTO	AOQ	0	PRE	PCE	SCME	PLLCTL	PLL Control Register
\$3B	R	0	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0	RTICTL	RTI Control Register
\$3C	R	WCOP	RSBCK	0	0	0	CR2	CR1	CR0	COPCTL	COP Control Register
\$3D	R	0	0	0	0	0	0	0	0	FORBYP	*)Force and Bypass Test Register
\$3E	R	0	0	0	0	0	0	0	0	CTCTL	*)Test Control Register
\$3F	R	0	0	0	0	0	0	0	0	ARMCOP	COP Arm/Timer Reset

Clock Reset Generator (CRG)											
Offset	7	6	5	4	3	2	1	0	Mnemonic	Namn	
\$34 \$0	R	0	0						SYNR	Synthesizer Register	
	W			SYN5	SYN4	SYN3	SYN2	SYN1	SYN0		
\$35 \$1	R	0	0	0	0				REFDV	Reference Divide Register	
	W					3	2	1	0		
\$36 \$2	R	0	0	0	0	0	0	0		CTFLG *)Test Flags Register	
	W										
\$37 \$3	R	RTIF	PORF	LVRF	LOCKIF	LOCK	SCMIE	SCMLF	SCM	CRGFLG Flags Register	
	W										
\$38 \$4	R	RTIE	0	0	LOCKIE	0	0	0	SCMIE	CRGINT Interrupt Enable Register	
	W										
\$39 \$5	R	PLLSSEL	PSTP	SYSWAI	ROAWAI	PLLWAI	CWAI	RTIWAI	COPWAI	CLKSEL Clock Select Register	
	W			I							
\$3A \$6	R	CME	PLLON	AUTO	AOQ	0	PRE	PCE	SCME	PLLCTL PLL Control Register	
	W										
\$3B \$7	R	0	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0	RTICTL RTI Control Register	
	W										
\$3C \$8	R	WCOPI	RSBCK	0	0	0	CR2	CR1	CR0	COPCTL COP Control Register	
	W										
\$3D \$9	R	0	0	0	0	0	0	0	0	FORBYP *)Force and Bypass Test Register	
	W										
\$3E \$A	R	0	0	0	0	0	0	0	0	CTCTL *)Test Control Register	
	W										
\$3F \$B	R	0	0	0	0	0	0	0	0	ARMCOP COP Arm/Timer Reset	
	W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		

..programmering..

Implementera i assembler och 'C'  
... Vi löser på tavlan...

## Räknarkrets ("timer"), principiell funktion



## Realtidsklocka i HCS12

Address Offset	Use	Access
\$_00	CRG Synthesizer Register (SYNR)	R/W
\$_01	CRG Reference Divider Register (REFDV)	R/W
\$_02	CRG Test Flags Register (CTFLG) <sup>1</sup>	R/W
\$_03	CRG Flags Register (CRGFLG)	R/W
\$_04	CRG Interrupt Enable Register (CRGINT)	R/W
\$_05	CRG Clock Select Register (CLKSEL)	R/W
\$_06	CRG PLL Control Register (PLLCTL)	R/W
\$_07	CRG RTI Control Register (RTICTL)	R/W
\$_08	CRG COP Control Register (COPCTL)	R/W
\$_09	CRG Force and Bypass Test Register (FORBYP) <sup>2</sup>	R/W
\$_0A	CRG Test Control Register (CTCTL) <sup>3</sup>	R/W
\$_0B	CRG COP Arm/Timer Reset (ARMCOP)	R/W

Tre olika register används för realtidsklockan

NOTES:

1. CTFLG is intended for factory test purposes only.
2. FORBYP is intended for factory test purposes only.
3. CTCTL is intended for factory test purposes only.

## Realtidsklocka i HCS12, initiering

Algorithm, initiering

Clock Reset Generator (CRG)											
Offset	7	6	5	4	3	2	1	0	Mnemonic	Namn	
\$34	R	0	0	SYN5	SYN4	SYN3	SYN2	SYN1	SYN0	SYNR	Synthesizer Register
	W										
\$35	R	0	0	0	0	REFDV	REFDV	REFDV	REFDV	REFDV	Reference Divide Register
	W					3	2	1	0		
\$36	R	0	0	0	0	0	0	0	0	CTPLG	*Test Flags Register
	W										
\$37	R	RTIF	PORF	LVRF	LOCKI	LOCK	SCMIE	SCMIF	SCM	CRGFLG	Flags Register
	W				F						
\$38	R	RTIE	0	0	LOCKI	0	0	0	0	CRGINT	Interrupt Enable Register
	W				E						
\$39	R	PLLSEL	PSTP	SYSWA	ROAWAI	PLLWAI	CWAI	RTWAI	COPWAI	CLKSEL	Clock Select Register
	W			I							
\$3A	R	CME	PLLON	AUTO	AOQ	0	PRE	PCE	SCME	PLLCTL	PLL Control Register
	W										
\$3B	R	0	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0	RTICTL	RTI Control Register
	W										
\$3C	R	0	0	0	0	0	0	0	0	COPCTL	COP Control Register
	W	WCOP	RSBCK				CR2	CR1	CR0		
\$3D	R	0	0	0	0	0	0	0	0	FORBYP	*Force and Bypass Test Register
	W										
\$3E	R	0	0	0	0	0	0	0	0	CTCTL	*Test Control Register
	W										
\$3F	R	0	0	0	0	0	0	0	0	ARMCOP	COP Arm/Timer Reset
	W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		

Periferikretsar, In-/Ut-matning

9

## "Prescaler" för räknarkretsen $\frac{OSCCLK}{RTR} = RTIfreq$

RTR [3:0]	RTR[6:4]							
	000 (OFF)	001	010	011	100	101	110	111
0000	OFF	2 <sup>10</sup>	2 <sup>11</sup>	2 <sup>12</sup>	2 <sup>13</sup>	2 <sup>14</sup>	2 <sup>15</sup>	2 <sup>16</sup>
0001	OFF	2x2 <sup>10</sup>	2x2 <sup>11</sup>	2x2 <sup>12</sup>	2x2 <sup>13</sup>	2x2 <sup>14</sup>	2x2 <sup>15</sup>	2x2 <sup>16</sup>
0010	OFF	3x2 <sup>10</sup>	3x2 <sup>11</sup>	3x2 <sup>12</sup>	3x2 <sup>13</sup>	3x2 <sup>14</sup>	3x2 <sup>15</sup>	3x2 <sup>16</sup>
0011	OFF	4x2 <sup>10</sup>	4x2 <sup>11</sup>	4x2 <sup>12</sup>	4x2 <sup>13</sup>	4x2 <sup>14</sup>	4x2 <sup>15</sup>	4x2 <sup>16</sup>
0100	OFF	5x2 <sup>10</sup>	5x2 <sup>11</sup>	5x2 <sup>12</sup>	5x2 <sup>13</sup>	5x2 <sup>14</sup>	5x2 <sup>15</sup>	5x2 <sup>16</sup>
0101	OFF	6x2 <sup>10</sup>	6x2 <sup>11</sup>	6x2 <sup>12</sup>	6x2 <sup>13</sup>	6x2 <sup>14</sup>	6x2 <sup>15</sup>	6x2 <sup>16</sup>
0110	OFF	7x2 <sup>10</sup>	7x2 <sup>11</sup>	7x2 <sup>12</sup>	7x2 <sup>13</sup>	7x2 <sup>14</sup>	7x2 <sup>15</sup>	7x2 <sup>16</sup>
0111	OFF	8x2 <sup>10</sup>	8x2 <sup>11</sup>	8x2 <sup>12</sup>	8x2 <sup>13</sup>	8x2 <sup>14</sup>	8x2 <sup>15</sup>	8x2 <sup>16</sup>
1000	OFF	9x2 <sup>10</sup>	9x2 <sup>11</sup>	9x2 <sup>12</sup>	9x2 <sup>13</sup>	9x2 <sup>14</sup>	9x2 <sup>15</sup>	9x2 <sup>16</sup>
1001	OFF	10x2 <sup>10</sup>	10x2 <sup>11</sup>	10x2 <sup>12</sup>	10x2 <sup>13</sup>	10x2 <sup>14</sup>	10x2 <sup>15</sup>	10x2 <sup>16</sup>
1010	OFF	11x2 <sup>10</sup>	11x2 <sup>11</sup>	11x2 <sup>12</sup>	11x2 <sup>13</sup>	11x2 <sup>14</sup>	11x2 <sup>15</sup>	11x2 <sup>16</sup>
1011	OFF	12x2 <sup>10</sup>	12x2 <sup>11</sup>	12x2 <sup>12</sup>	12x2 <sup>13</sup>	12x2 <sup>14</sup>	12x2 <sup>15</sup>	12x2 <sup>16</sup>
1100	OFF	13x2 <sup>10</sup>	13x2 <sup>11</sup>	13x2 <sup>12</sup>	13x2 <sup>13</sup>	13x2 <sup>14</sup>	13x2 <sup>15</sup>	13x2 <sup>16</sup>
1101	OFF	14x2 <sup>10</sup>	14x2 <sup>11</sup>	14x2 <sup>12</sup>	14x2 <sup>13</sup>	14x2 <sup>14</sup>	14x2 <sup>15</sup>	14x2 <sup>16</sup>
1110	OFF	15x2 <sup>10</sup>	15x2 <sup>11</sup>	15x2 <sup>12</sup>	15x2 <sup>13</sup>	15x2 <sup>14</sup>	15x2 <sup>15</sup>	15x2 <sup>16</sup>
1111	OFF	16x2 <sup>10</sup>	16x2 <sup>11</sup>	16x2 <sup>12</sup>	16x2 <sup>13</sup>	16x2 <sup>14</sup>	16x2 <sup>15</sup>	16x2 <sup>16</sup>

Periferikretsar, In-/Ut-matning

10

## Beräkning av tidbas

$$\frac{OSCCLK}{RTR} = RTIfreq \Rightarrow \frac{8 \times 10^6}{RTR} = \frac{1}{10^{-2}} \Rightarrow RTR = x \times 2^y = 8 \times 10^4$$

(Se även exempel i "Stencil 2")

Den bästa approximationen har vi för

RTR = 100 1001 = \$49, som medför: 10x2<sup>13</sup> = 81920

Eftersom detta värde är något större än det exakta, kommer vi att få en något längre periodtid, nämligen:

$$\text{avbrottsfrekvens} = 8 \times 10^6 / 81920 = 97.656 \text{ Hz}$$

vilket ger periodtiden:

$$0.01024 \text{ s} = 10,24 \text{ ms.}$$

Klockan kommer alltså att "gå för sakta" som en följd av detta systematiska fel.

Periferikretsar, In-/Ut-matning

11

## Realtidsklocka i HCS12, vid avbrott

Algorithm, kvittera avbrott

1. RTIF = 1

Clock Reset Generator (CRG)											
Offset	7	6	5	4	3	2	1	0	Mnemonic	Namn	
\$34	R	0	0	SYN5	SYN4	SYN3	SYN2	SYN1	SYN0	SYNR	Synthesizer Register
	W										
\$35	R	0	0	0	0	REFDV	REFDV	REFDV	REFDV	REFDV	Reference Divide Register
	W					3	2	1	0		
\$36	R	0	0	0	0	0	0	0	0	CTPLG	*Test Flags Register
	W										
\$37	R	RTIF	PORF	LVRF	LOCKI	LOCK	SCMIE	SCMIF	SCM	CRGFLG	Flags Register
	W				F						
\$38	R	RTIE	0	0	LOCKI	0	0	0	0	CRGINT	Interrupt Enable Register
	W				E						
\$39	R	PLLSEL	PSTP	SYSWA	ROAWAI	PLLWAI	CWAI	RTWAI	COPWAI	CLKSEL	Clock Select Register
	W			I							
\$3A	R	0	0	0	0	0	PRE	PCE	SCME	PLLCTL	PLL Control Register
	W										
\$3B	R	0	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0	RTICTL	RTI Control Register	
	W										
\$3C	R	0	0	0	0	0	0	0	0	COPCTL	COP Control Register
	W	WCOP	RSBCK				CR2	CR1	CR0		
\$3D	R	0	0	0	0	0	0	0	0	FORBYP	*Force and Bypass Test Register
	W										
\$3E	R	0	0	0	0	0	0	0	0	CTCTL	*Test Control Register
	W										
\$3F	R	0	0	0	0	0	0	0	0	ARMCOP	COP Arm/Timer Reset
	W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		


Periferikretsar, In-/Ut-matning

12

## ..programmering..

Implementera i assembler och 'C'  
... Vi löser på tavlan...

## Realtidsklocka med hög upplösning



"Enhanced Capture  
Timer" (ECT)  
En maskincykels  
noggrannhet

EXEMPEL:  
Arbetstakt= 24 MHz  
PERIOD = 24 000  
Intervall = 1 ms  
Noggrannhet = 1/24 000 000  
sek.  $\approx 41,7 \times 10^{-9}$  sec.

## Programexempel

```

TIOS EQU $40
TCNT EQU $44
TIE EQU $4C
TFLG1 EQU $4E
TOC_0 EQU $50

PERIOD EQU 24000

Init: MOVB #1, TIOS ; ch 0 är OC
      MOVB #1, TIE ; tillåt IRQ
      LDD TCNT ; aktuell cykel
      ADDD #PERIOD ; addera period
      STD TOC_0 ; nästa avbrott
      RTS


      ORG $FFEE
      FDB TOCirq
    
```

```

TOCirq : MOVB #1, TFLG1 ; kvittera
        LDD TCNT ; ny period
        ADDD #PERIOD
        STD TOC_0
        RTI
    
```

Adress (hex)	Funktion
FFF0	Real Time Interrupt
FFEE	Enhanced Capture Timer channel 0
FFEC	Enhanced Capture Timer channel 1
FFEA	Enhanced Capture Timer channel 2
....	....
FF8E	Port P Interrupt
FF8C	PWM Emergency Shutdown
FF8A-FF80	Reserverade


## Pulsbreddsmodulering (PWM)




$$U_{out} = \frac{\text{duty-cycle}}{\text{period}} U$$

Period och "duty-cycle" är programmerbart


# PWM-styrning



Högtalare,  
glödlampa  
element,  
etc...



8 \* 8 bitars  
eller  
4 \* 16 bitars räknare



# Programexempel

Address	Use	Access
5_00	PWM Enable Register (PWME)	RW
5_01	PWM Polarity Register (PWPOL)	RW
5_02	PWM Clock Select Register (PWPCLCK)	RW
5_03	PWM Prescale Clock Select Register (PWPSCRCLK)	RW
5_04	PWM Center Align Enable Register (PWPCALE)	RW
5_05	PWM Control Register (PWMCNTL)	RW
5_06	PWM Test Register (PWMTST)	RW
5_07	PWM Prescale Counter Register (PWPSCRSC)	RW
5_08	PWM Scale A Register (PWMSCLA)	RW
5_09	PWM Scale B Register (PWMSCLB)	RW
5_0A	PWM Scale A Counter Register (PWMSCNTSA)	RW
5_0B	PWM Scale B Counter Register (PWMSCNTSB)	RW
5_0C	PWM Channel 0 Counter Register (PWMCNT0)	RW
5_0D	PWM Channel 1 Counter Register (PWMCNT1)	RW
5_0E	PWM Channel 2 Counter Register (PWMCNT2)	RW
5_0F	PWM Channel 3 Counter Register (PWMCNT3)	RW
5_10	PWM Channel 4 Counter Register (PWMCNT4)	RW
5_11	PWM Channel 5 Counter Register (PWMCNT5)	RW
5_12	PWM Channel 6 Counter Register (PWMCNT6)	RW
5_13	PWM Channel 7 Counter Register (PWMCNT7)	RW
5_14	PWM Channel 0 Period Register (PWMPER0)	RW
5_15	PWM Channel 1 Period Register (PWMPER1)	RW
5_16	PWM Channel 2 Period Register (PWMPER2)	RW
5_17	PWM Channel 3 Period Register (PWMPER3)	RW
5_18	PWM Channel 4 Period Register (PWMPER4)	RW
5_19	PWM Channel 5 Period Register (PWMPER5)	RW
5_1A	PWM Channel 6 Period Register (PWMPER6)	RW
5_1B	PWM Channel 7 Period Register (PWMPER7)	RW
5_1C	PWM Channel 0 Duty Register (PWMDTY0)	RW
5_1D	PWM Channel 1 Duty Register (PWMDTY1)	RW
5_1E	PWM Channel 2 Duty Register (PWMDTY2)	RW
5_1F	PWM Channel 3 Duty Register (PWMDTY3)	RW
5_20	PWM Channel 4 Duty Register (PWMDTY4)	RW
5_21	PWM Channel 5 Duty Register (PWMDTY5)	RW
5_22	PWM Channel 6 Duty Register (PWMDTY6)	RW
5_23	PWM Channel 7 Duty Register (PWMDTY7)	RW
5_24	PWM Shutdown Register (PWMSDR)	RW
5_25	Reserved	R
5_26	Reserved	R
5_27	Reserved	R

```

; PWM initiering
PWME      EQU      $A0
PWPOL     EQU      $A1
PWMPRCLK  EQU      $A3
PWMPER0   EQU      $B4
PWMDTY0   EQU      $BC

; låg nivå startar period
CLR       PWMPOL


; c:a 4 ms periodtid
MOVB     #$77, PWMPRCLK


; pwm kanal 0
MOVB     #$FF, PWMPER0

; börja med 80% duty cycle..
MOVB     #$D0, PWMDTY0

; aktivera kanal 0
MOVB     #1, PWME
    
```

# Analog-/Digital- omvandling





Multiplex  
8 kanaler.

## Programexempel

Address Offset	Use	Access
\$_D0	ATD Control Register 0 (ATDCTL0) <sup>1</sup>	R
\$_D1	ATD Control Register 1 (ATDCTL1) <sup>2</sup>	R
\$_D2	ATD Control Register 2 (ATDCTL2)	R/W
\$_D3	ATD Control Register 3 (ATDCTL3)	R/W
\$_D4	ATD Control Register 4 (ATDCTL4)	R/W
\$_D5	ATD Control Register 5 (ATDCTL5)	R/W
\$_D6	ATD Status Register 0 (ATDSTAT0)	R/W
\$_D7	Unimplemented	
\$_D8	ATD Test Register 0 (ATDTEST0) <sup>3</sup>	R
\$_D9	ATD Test Register 1 (ATDTEST1)	R/W
\$_DA	Unimplemented	
\$_DB	ATD Status Register 1 (ATDSTAT1)	R
\$_DC	Unimplemented	
\$_DD	ATD Input Enable Register (ATD0IEN)	R/W
\$_DE	Unimplemented	
\$_DF	Port Data Register (PORTAD) <sup>4</sup>	R
\$_10_\$_11	ATD Result Register 0 (ATDR0H, ATDR0L)	R/W
\$_12_\$_13	ATD Result Register 1 (ATDR1H, ATDR1L)	R/W
\$_14_\$_15	ATD Result Register 2 (ATDR2H, ATDR2L)	R/W
\$_16_\$_17	ATD Result Register 3 (ATDR3H, ATDR3L)	R/W
\$_18_\$_19	ATD Result Register 4 (ATDR4H, ATDR4L)	R/W
\$_1A_\$_1B	ATD Result Register 5 (ATDR5H, ATDR5L)	R/W
\$_1C_\$_1D	ATD Result Register 6 (ATDR6H, ATDR6L)	R/W
\$_1E_\$_1F	ATD Result Register 7 (ATDR7H, ATDR7L)	R/W

```
; AD initiering
; Högerjustera resultat, unipolärt
; kontinuerlig mode (scan), AD kanal 6
```

```
        MOVB    #$A6,ATDCTL5
```

```
; upplösning
```

```
        MOVB    #$E5,ATDCTL4
```

```
; en konverteringssekvens
```

```
        MOVB    #$40,ATDCTL3
```

```
; normal mode
```

```
        MOVB    #$C0,ATDCTL2
```

```
; Vänta tills omvandling klar
```

```
wAD:
```


```
        BRCLR   ATD0STAT0,#$80,wAD
```

```
; När resultat färdigt, läs
```


```
        LDAB    ATD0DROL
```

```
...
```


## Seriekommunikation, SCI



## Sändare




## Mottagare



Sändare och mottagares klockor går i samma takt

## RS232 – överföring av tecknet 'z'

tecknet "z" representeras av bitmönstret "0111 1010" (ASCII-tecken).



## Initiering, "busy-wait"

Basadress = \$C8

Algorithm:  
1. Initiera  
BAUDRATE

2. Aktivera  
Transmitter  
Receiver

Serial Communication Interface (SCI)											Mnemonic	Namn
Offset	7	6	5	4	3	2	1	0				
\$00	R	0	0	0	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBDH	Baud Rate Register High	
	W											
\$01	R	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	SCIBDL	Baud Rate Register Low	
	W											
\$02	R	LOOPS	SCISWAI	RSRC	M	WAKE	ILT	PE	PT	SCICR1	Control Register 1	
	W											
\$03	R	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCICR2	Control Register 2	
	W											
\$04	R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1	Status Register 1	
	W											
\$05	R	0	0	0	0	0	BRK13	TXDIR	RAF	SCISR2	Status Register 2	
	W											
\$06	R	R8	T8	0	0	0	0	0	0	SCIDRH	Data Register High	
	W											
\$07	R	R7	R6	R5	R4	R3	R2	R1	R0	SCIDRL	Data Register Low	
	W	T7	T6	T5	T4	T3	T2	T1	T0			

```

SCI0BD: EQU $C8 ; SCI 0 baudrate-register (16 bit).
SCI0CR2: EQU $CB ; SCI 0 styr-register 2.
; Bitdefinitioner, styrregister
TE: EQU $08 ; Transmitter enable.
RE: EQU $04 ; Receiver enable.
    
```

## Skriv tecken via SCI

Algorithm:  
TDRE =  
(Transmit Data Register Empty)  
1. Om TDRE=1  
SCIDRL=tecken

Serial Communication Interface (SCI)											Mnemonic	Namn
Offset	7	6	5	4	3	2	1	0				
\$00	R	0	0	0	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBDH	Baud Rate Register High	
	W											
\$01	R	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	SCIBDL	Baud Rate Register Low	
	W											
\$02	R	LOOPS	SCISWAI	RSRC	M	WAKE	ILT	PE	PT	SCICR1	Control Register 1	
	W											
\$03	R	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCICR2	Control Register 2	
	W											
\$04	R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1	Status Register 1	
	W											
\$05	R	0	0	0	0	0	BRK13	TXDIR	RAF	SCISR2	Status Register 2	
	W											
\$06	R	R8	T8	0	0	0	0	0	0	SCIDRH	Data Register High	
	W											
\$07	R	R7	R6	R5	R4	R3	R2	R1	R0	SCIDRL	Data Register Low	
	W	T7	T6	T5	T4	T3	T2	T1	T0			

```

SCI0SR1: EQU $CC ; SCI 0 status-register 1.
SCI0DRL: EQU $CF ; SCI 0 data-register låg byte.
; Bitdefinitioner, statusregister
TDRE: EQU $80 ; Transmit data register empty status bit.
    
```

## Läs tecken från SCI

Algorithm:  
RDRF =  
(Receive Data Register Full)

1. Om RDRF = 1  
tecken=SCIDRL

Serial Communication Interface (SCI)											Mnemonic	Namn
Offset	7	6	5	4	3	2	1	0				
\$00	R	0	0	0	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBDH	Baud Rate Register High	
	W											
\$01	R	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	SCIBDL	Baud Rate Register Low	
	W											
\$02	R	LOOPS	SCISWAI	RSRC	M	WAKE	ILT	PE	PT	SCICR1	Control Register 1	
	W											
\$03	R	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCICR2	Control Register 2	
	W											
\$04	R	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1	Status Register 1	
	W											
\$05	R	0	0	0	0	0	BRK13	TXDIR	RAF	SCISR2	Status Register 2	
	W											
\$06	R	R8	T8	0	0	0	0	0	0	SCIDRH	Data Register High	
	W											
\$07	R	R7	R6	R5	R4	R3	R2	R1	R0	SCIDRL	Data Register Low	
	W	T7	T6	T5	T4	T3	T2	T1	T0			

```

SCI0SR1: EQU $CC ; SCI 0 status-register 1.
SCI0DRL: EQU $CF ; SCI 0 data-register låg byte.
; Bitdefinitioner, statusregister
RDRF: EQU $20 ; Receive data register full status bit.
    
```

## Bestämna Baudrate-värde

exempel: 9600 baud

PLLCLK=48 MHz -> E-klocka = 24 MHz

$$BR = \frac{PLLCLK / 2}{16 \times baudrate}$$

$$baudrate = \frac{PLLCLK / 2}{16 \times BR}$$

9 600	$\frac{24 \times 10^6}{16 \times 9600} = 156,25$	$\frac{24 \times 10^6}{16 \times 156} \approx 9615$	$\frac{24 \times 10^6}{16 \times 157} \approx 9585$
-------	--	---	---

```

Eclock:      EQU    24000000      ; 24 MHz
; BaudRate register värden, baseras på PLL-klocka
Baud9600:    EQU    (Eclock/(16*9600))
    
```

..programmering..

Implementera i assembler och 'C'  
... Vi löser på tavlan...