

# Maskinorienterad Programmering 2010/2011

CPU12 Reference Guide

Stencil: "Assemblerprogrammering.pdf"

Ur innehållet:

- Parameteröverföring
- Positionsoberoende kod
- Räknarkretsar ("TIMERS")
- Pulsbreddsmodulering ("PWM")
- Analog-/Digital- omvandling ("AD")
- Seriekommunikation ("SCI")

## Parameteröverföring till/från subrutiner

- Via register
- Via stacken
- "In Line"

## Parameteröverföring via register

Antag att vi alltid använder register D, X, Y (i denna ordning) för parametrar som skickas till en subrutin. Då kan funktionsanropet (subrutinanropet)

```
dummyfunc( la, lb, lc );
```

översätts till:

```
LDD    la
LDX    lb
LDY    lc
BSR    dummyfunc
```

Då vi kodar subrutinen `dummyfunc` vet vi (på grund av våra regler) att den första parametern skickas i D, den andra i X och den tredje i Y (osv).

Metoden är enkel och ger bra prestanda.  
Begränsat antal parametrar kan överföras.

## Returvärden via register

Register väljs, beroende på returvärdets typ (storlek), HCS12-exempel

| Storlek  | Benämning | C-typ     | Register |
|----------|-----------|-----------|----------|
| 8 bitar  | byte      | char      | B        |
| 16 bitar | word      | short int | D        |
| 32 bitar | long      | long int  | Y/D      |

En regel (konvention) bestäms och följs därefter vid kodning av samtliga subrutiner

## "Lokala variabler" – stacken för temporär lagring

```
; dummyfunc(la,lb,lc);
```

```
dummyfunc:
```

```
; parametrarna finns i register,
```

```
; spara på stacken
```

```
STD 2,-SP
```

```
STX 2,-SP
```

```
---- här används registren för andra syften
```

```
----
```

```
; återställ ursprungliga parametrarna från stacken
```

```
LDD 2,SP
```

```
LDX 0,SP
```

```
---
```

```
---
```

```
LEAS 4,SP ; återställ stackpekare
```

```
RTS
```

| Adress | Innehåll | SP före | SP efter |
|--------|----------|---------|----------|
| 3000   |          | ◀       |          |
| 2FFF   | D.lsb    |         |          |
| 2FFE   | D.msb    |         |          |
| 2FFD   | X.lsb    |         |          |
| 2FFC   | X.msb    |         | ◀        |
| 2FFB   |          |         |          |

## Parameteröverföring via stacken

Antag att listan av parametrarna som skickas till en subrutin behandlas från höger till vänster. Då kan

```
dummyfunc(la,lb,lc);
```

Översätts till:

```
LDD lc
```

```
PSHD
```

```
; (alternativt STD 2,-SP)
```

```
LDD lb
```

```
PSHD
```

```
LDD la
```

```
PSHD
```

```
BSR dummyfunc
```

```
LEAS 6,SP
```

| Innehåll | Kommentar                            | Adressering via SP i subrutinen |
|----------|--------------------------------------|---------------------------------|
| lc.lsb   | Parameter lc                         | 6,SP                            |
| lc.msb   |                                      |                                 |
| lb.lsb   | Parameter lb                         | 4,SP                            |
| lb.msb   |                                      |                                 |
| la.lsb   | Parameter la                         | 2,SP                            |
| la.msb   |                                      |                                 |
| PC.lsb   | Återhopsadress, placeras här vid BSR | 0,SP                            |
| PC.msb   |                                      |                                 |

```
dummyfunc:
```

```
. . .  
LDD 2,SP
```

```
; parameter la till register D
```

```
. . .  
LDD 4,SP
```

```
; parameter lb till register D
```

```
. . .  
LDD 6,SP
```

```
; parameter lc till register D
```

# Parameteröverföring "In Line"

“In line” parameteröverföring, värdet 10 ska överföras till en subrutin:

```
BSR    dummyfunc
FCB    10
...
```

```
dummyfunc:
    LDAB [0,SP]      ; parameter->B
    LDX  0,SP        ; återhoppadress->X
    INX                      ; modifiera ..
    STX  0,SP        ; .. tillbaka till stack
    . . .
    . . .
    . . .
    RTS
```

# Positionsoberoende kod

```
main:    ORG    $1000
         NOP
         JMP    main
```

```
Genererad kod:
A7 06 10 00
Den absoluta adressen till symbolen main är kodad i instruktionen.
```

```
main:    ORG    $1000
         NOP
         BRA    main
```

```
Genererad kod:
A7 20 FD
Adressen till main anges som en offset till programräknaren (FD=-3, PC-relativ)
```

POSITIONSOBEROENDE ("PIC", Position Independent Code)

## Relokering

Antag att vi vill ”flytta” maskinkod från en startadress till en annan (Relokera kod).

PIC: Bara kopiera från källadress till destination.

EJ PIC: Absoluta adresser måste ”räknas om” (kräver relokeringinformation, dvs VILKA adresser innehåller referenser till absoluta adresser, etc.)

## CRG, Clock Reset Generator

HCS12 har programmerbar arbetstakt . Kontrolleras från CRG-modul.


| Address Offset | Use  | Access |
|----------------|--|--------|
| \$_00          | CRG Synthesizer Register (SYNR)                          | R/W    |
| \$_01          | CRG Reference Divider Register (REFDV)                   | R/W    |
| \$_02          | CRG Test Flags Register (CTFLG) <sup>1</sup>             | R/W    |
| \$_03          | CRG Flags Register (CRGFLG)                              | R/W    |
| \$_04          | CRG Interrupt Enable Register (CRGINT)                   | R/W    |
| \$_05          | CRG Clock Select Register (CLKSEL)                       | R/W    |
| \$_06          | CRG PLL Control Register (PLLCTL)                        | R/W    |
| \$_07          | CRG RTI Control Register (RTICTL)                        | R/W    |
| \$_08          | CRG COP Control Register (COPCTL)                        | R/W    |
| \$_09          | CRG Force and Bypass Test Register (FORBYP) <sup>2</sup> | R/W    |
| \$_0A          | CRG Test Control Register (CTCTL) <sup>3</sup>           | R/W    |
| \$_0B          | CRG COP Arm/Timer Reset (ARMCOP)                         | R/W    |

NOTES:

1. CTFLG is intended for factory test purposes only.
2. FORBYP is intended for factory test purposes only.
3. CTCTL is intended for factory test purposes only.

$$PLLCLK = 2 \times OSCCLK_x \frac{(SYNR + 1)}{(REFDV + 1)}$$

$$BusClock (E) = PLLCLK / 2$$



### EXEMPEL: Bestäm busfrekvens

Antag 8 MHz kristall.

PLLCLK får aldrig vara *mindre än* OSCCLK eftersom detta äventyrar stabilitetsvillkoren i oscillatoren.

PLLCLK/2 får aldrig vara *större än* nominella arbetsfrekvensen hos kretsen. För första generationens HCS12 innebär detta att  $PLLCLK/2 < 25 \text{ MHz}$ .

$$50\text{MHz} > 2 \times 8\text{MHz} \times \frac{(SYNR + 1)}{(REFDV + 1)}$$

Sätt:

$$SYNR = 5 \text{ och } REFDV = 1$$

$$2 \times 8\text{MHz} \times \frac{(5 + 1)}{(1 + 1)} = 2 \times 8 \times 3\text{MHz} = 48\text{MHz}$$

Basadress = \$34

Algoritm:

1. Skriv nya värden till SYN<sub>R</sub>, REF<sub>DV</sub>.

2. Vänta tills kretsen "låser" (LOCK=1)

3. Växla till PLL (sätt PPLSEL=1)

| Clock Reset Generator (CRG) |        |        |              |              |              |            |            |            |          |        |                                  |
|-----------------------------|--------|--------|--------------|--------------|--------------|------------|------------|------------|----------|--------|----------------------------------|
| Offset                      | 7      | 6      | 5            | 4            | 3            | 2          | 1          | 0          | Mnemonic | Namn   |                                  |
| \$34                        | R<br>W | 0<br>0 | SYN5<br>SYN4 | SYN3<br>SYN2 | SYN1<br>SYN0 | SYNR       | SYNR       | SYNR       | SYNR     | SYNR   | Synthesizer Register             |
| \$35                        | R<br>W | 0<br>0 | 0<br>0       | 0<br>0       | REFDV<br>3   | REFDV<br>2 | REFDV<br>1 | REFDV<br>0 | REFDV    | REFDV  | Reference Divide Register        |
| \$36                        | R<br>W | 0<br>0 | 0<br>0       | 0<br>0       | 0<br>0       | 0<br>0     | 0<br>0     | 0<br>0     | CTFLG    | CTFLG  | *)Test Flags Register            |
| \$37                        | R<br>W | RTIF   | PORF         | LVRF         | LOCKIF       | LOCK       | SCMIE      | SCMIF      | SCM      | CRGFLG | Flags Register                   |
| \$38                        | R<br>W | RTIE   | 0            | 0            | LOCKIE       | 0          | 0          | SCMIE      | 0        | CRGINT | Interrupt Enable Register        |
| \$39                        | R<br>W | PPLSEL | PSTP         | SYSWAI       | ROAWAI       | PLLWAI     | CWAI       | RTIWAI     | COPWAI   | CLKSEL | Clock Select Register            |
| \$3A                        | R<br>W | CME    | PLLON        | AUTO         | AOQ          | 0          | PRE        | PCE        | SCME     | PLLCTL | PLL Control Register             |
| \$3B                        | R<br>W | 0      | RTR6         | RTR5         | RTR4         | RTR3       | RTR2       | RTR1       | RTR0     | RTICTL | RTI Control Register             |
| \$3C                        | R<br>W | WCOP   | RSBCK        | 0            | 0            | 0          | CR2        | CR1        | CR0      | COPCTL | COP Control Register             |
| \$3D                        | R<br>W | 0      | 0            | 0            | 0            | 0          | 0          | 0          | 0        | FORBYP | *)Force and Bypass Test Register |
| \$3E                        | R<br>W | 0      | 0            | 0            | 0            | 0          | 0          | 0          | 0        | CTCTL  | *)Test Control Register          |
| \$3F                        | R<br>W | 0      | 0            | 0            | 0            | 0          | 0          | 0          | 0        | ARMCOP | COP Arm/Timer Reset              |

# ..programmering..


```

*      Generisk kod för programmerad arbetstakt...
      MOVB    #REFDVVal,REFDV
      MOVB    #SYNRVal,SYNR

wait:
      BRCLR  CRGFLG,#LOCK,wait      ; vänta tills PLL låst...
      BSET   CLKSEL,#PLLSEL        ; växla systemklocka till PLL.

* Adressdefinitioner för register
REFDV EQU    $35
SYNR  EQU    $34
CRGFLG EQU   $37
CLKSEL EQU   $39
* Bitdefinitioner
PLLSEL EQU   $80
LOCK  EQU    8
* Registervärden
REFDVVal: EQU    1
SYNRVal:  EQU    5
    
```

# Räknarkrets ("timer"), principiell funktion



Kan användas för att skapa en "REALTIDSKLOCKA"

### Realtidsklocka i HCS12

| Address Offset | Use  | Access |
|----------------|--|--------|
| \$_00          | CRG Synthesizer Register (SYNR)                          | R/W    |
| \$_01          | CRG Reference Divider Register (REFDV)                   | R/W    |
| \$_02          | CRG Test Flags Register (CTFLG) <sup>1</sup>             | R/W    |
| \$_03          | CRG Flags Register (CRGFLG)                              | R/W    |
| \$_04          | CRG Interrupt Enable Register (CRGINT)                   | R/W    |
| \$_05          | CRG Clock Select Register (CLKSEL)                       | R/W    |
| \$_06          | CRG PLL Control Register (PLLCTL)                        | R/W    |
| \$_07          | CRG RTI Control Register (RTICTL)                        | R/W    |
| \$_08          | CRG COP Control Register (COPCTL)                        | R/W    |
| \$_09          | CRG Force and Bypass Test Register (FORBYP) <sup>2</sup> | R/W    |
| \$_0A          | CRG Test Control Register (CTCTL) <sup>3</sup>           | R/W    |
| \$_0B          | CRG COP Arm/Timer Reset (ARMCOP)                         | R/W    |

Tre olika register används för realtidsklockan



NOTES:

- 1. CTFLG is intended for factory test purposes only.
- 2. FORBYP is intended for factory test purposes only.
- 3. CTCTL is intended for factory test purposes only.

### Realtidsklocka i HCS12, initiering

Algorithm, initiering

2. Aktivera avbrott från kretsen

1. Skriv tidbas för avbrottsintervall till RTICTL

| Clock Reset Generator (CRG) |        |   |        |       |        |        |        |       |        |          |        |                                  |
|-----------------------------|--------|---|--------|-------|--------|--------|--------|-------|--------|----------|--------|----------------------------------|
|                             | Offset | 7 | 6      | 5     | 4      | 3      | 2      | 1     | 0      | Mnemonic | Namn   |                                  |
| \$34                        | \$00   | R | 0      | 0     | SYN5   | SYN4   | SYN3   | SYN2  | SYN1   | SYN0     | SYNR   | Synthesizer Register             |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$35                        | \$01   | R | 0      | 0     | 0      | 0      | REFDV  | REFDV | REFDV  | REFDV    | REFDV  | Reference Divide Register        |
|                             |        | W |        |       |        |        | 3      | 2     | 1      | 0        |        |                                  |
| \$36                        | \$02   | R | 0      | 0     | 0      | 0      | 0      | 0     | 0      | 0        | CTFLG  | *)Test Flags Register            |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$37                        | \$03   | R | RTIF   | PORF  | LVRF   | LOCKIF | LOCK   | SCMIE | SCMIF  | SCM      | CRGFLG | Flags Register                   |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$38                        | \$04   | R | RTIE   | 0     | 0      | LOCKIE | 0      | 0     | SCMIE  | 0        | CRGINT | Interrupt Enable Register        |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$39                        | \$05   | R | PLLSEL | PSTP  | SYSWAI | ROAWAI | PLLWAI | CWAI  | RTIWAI | COPWAI   | CLKSEL | Clock Select Register            |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$3A                        | \$06   | R | CME    | PLLON | AUTO   | AOQ    | 0      | PRE   | PCE    | SCME     | PLLCTL | PLL Control Register             |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$3B                        | \$07   | R | 0      | RTR6  | RTR5   | RTR4   | RTR3   | RTR2  | RTR1   | RTR0     | RTICTL | RTI Control Register             |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$3C                        | \$08   | R | WCOP   | RSBCK | 0      | 0      | 0      | CR2   | CR1    | CR0      | COPCTL | COP Control Register             |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$3D                        | \$09   | R | 0      | 0     | 0      | 0      | 0      | 0     | 0      | 0        | FORBYP | *)Force and Bypass Test Register |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$3E                        | \$0A   | R | 0      | 0     | 0      | 0      | 0      | 0     | 0      | 0        | CTCTL  | *)Test Control Register          |
|                             |        | W |        |       |        |        |        |       |        |          |        |                                  |
| \$3F                        | \$0B   | R | 0      | 0     | 0      | 0      | 0      | 0     | 0      | 0        | ARMCOP | COP Arm/Timer Reset              |
|                             |        | W | Bit7   | Bit6  | Bit5   | Bit4   | Bit3   | Bit2  | Bit1   | Bit0     |        |                                  |



# "Prescaler" för räknarkretsen

$$\frac{OSCCLK}{RTR} = RTIfreq$$

| RTR [3:0] | RTR[6:4]  |                    |                    |                    |                    |                    |                    |                    |
|-----------|-----------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
|           | 000 (OFF) | 001                | 010                | 011                | 100                | 101                | 110                | 111                |
| 0000      | OFF       | 2 <sup>10</sup>    | 2 <sup>11</sup>    | 2 <sup>12</sup>    | 2 <sup>13</sup>    | 2 <sup>14</sup>    | 2 <sup>15</sup>    | 2 <sup>16</sup>    |
| 0001      | OFF       | 2x2 <sup>10</sup>  | 2x2 <sup>11</sup>  | 2x2 <sup>12</sup>  | 2x2 <sup>13</sup>  | 2x2 <sup>14</sup>  | 2x2 <sup>15</sup>  | 2x2 <sup>16</sup>  |
| 0010      | OFF       | 3x2 <sup>10</sup>  | 3x2 <sup>11</sup>  | 3x2 <sup>12</sup>  | 3x2 <sup>13</sup>  | 3x2 <sup>14</sup>  | 3x2 <sup>15</sup>  | 3x2 <sup>16</sup>  |
| 0011      | OFF       | 4x2 <sup>10</sup>  | 4x2 <sup>11</sup>  | 4x2 <sup>12</sup>  | 4x2 <sup>13</sup>  | 4x2 <sup>14</sup>  | 4x2 <sup>15</sup>  | 4x2 <sup>16</sup>  |
| 0100      | OFF       | 5x2 <sup>10</sup>  | 5x2 <sup>11</sup>  | 5x2 <sup>12</sup>  | 5x2 <sup>13</sup>  | 5x2 <sup>14</sup>  | 5x2 <sup>15</sup>  | 5x2 <sup>16</sup>  |
| 0101      | OFF       | 6x2 <sup>10</sup>  | 6x2 <sup>11</sup>  | 6x2 <sup>12</sup>  | 6x2 <sup>13</sup>  | 6x2 <sup>14</sup>  | 6x2 <sup>15</sup>  | 6x2 <sup>16</sup>  |
| 0110      | OFF       | 7x2 <sup>10</sup>  | 7x2 <sup>11</sup>  | 7x2 <sup>12</sup>  | 7x2 <sup>13</sup>  | 7x2 <sup>14</sup>  | 7x2 <sup>15</sup>  | 7x2 <sup>16</sup>  |
| 0111      | OFF       | 8x2 <sup>10</sup>  | 8x2 <sup>11</sup>  | 8x2 <sup>12</sup>  | 8x2 <sup>13</sup>  | 8x2 <sup>14</sup>  | 8x2 <sup>15</sup>  | 8x2 <sup>16</sup>  |
| 1000      | OFF       | 9x2 <sup>10</sup>  | 9x2 <sup>11</sup>  | 9x2 <sup>12</sup>  | 9x2 <sup>13</sup>  | 9x2 <sup>14</sup>  | 9x2 <sup>15</sup>  | 9x2 <sup>16</sup>  |
| 1001      | OFF       | 10x2 <sup>10</sup> | 10x2 <sup>11</sup> | 10x2 <sup>12</sup> | 10x2 <sup>13</sup> | 10x2 <sup>14</sup> | 10x2 <sup>15</sup> | 10x2 <sup>16</sup> |
| 1010      | OFF       | 11x2 <sup>10</sup> | 11x2 <sup>11</sup> | 11x2 <sup>12</sup> | 11x2 <sup>13</sup> | 11x2 <sup>14</sup> | 11x2 <sup>15</sup> | 11x2 <sup>16</sup> |
| 1011      | OFF       | 12x2 <sup>10</sup> | 12x2 <sup>11</sup> | 12x2 <sup>12</sup> | 12x2 <sup>13</sup> | 12x2 <sup>14</sup> | 12x2 <sup>15</sup> | 12x2 <sup>16</sup> |
| 1100      | OFF       | 13x2 <sup>10</sup> | 13x2 <sup>11</sup> | 13x2 <sup>12</sup> | 13x2 <sup>13</sup> | 13x2 <sup>14</sup> | 13x2 <sup>15</sup> | 13x2 <sup>16</sup> |
| 1101      | OFF       | 14x2 <sup>10</sup> | 14x2 <sup>11</sup> | 14x2 <sup>12</sup> | 14x2 <sup>13</sup> | 14x2 <sup>14</sup> | 14x2 <sup>15</sup> | 14x2 <sup>16</sup> |
| 1110      | OFF       | 15x2 <sup>10</sup> | 15x2 <sup>11</sup> | 15x2 <sup>12</sup> | 15x2 <sup>13</sup> | 15x2 <sup>14</sup> | 15x2 <sup>15</sup> | 15x2 <sup>16</sup> |
| 1111      | OFF       | 16x2 <sup>10</sup> | 16x2 <sup>11</sup> | 16x2 <sup>12</sup> | 16x2 <sup>13</sup> | 16x2 <sup>14</sup> | 16x2 <sup>15</sup> | 16x2 <sup>16</sup> |

# Beräkning av tidbas

$$\frac{OSCCLK}{RTR} = RTIfreq \Rightarrow \frac{8 \times 10^6}{RTR} = \frac{1}{10^{-2}} \Rightarrow RTR = x \times 2^y = 8 \times 10^4$$

(Se även exempel i "Stencil 2")

Den bästa approximationen har vi för

RTR = 100 1001 = \$49, som medför: 10x2<sup>13</sup> = 81920

Eftersom detta värde är något större än det exakta, kommer vi att få en något längre periodtid, nämligen:

$$\text{avbrottsfrekvens} = 8 \times 10^6 / 81920 = 97.656 \text{ Hz}$$

vilket ger periodtiden:

$$0.01024 \text{ s} = 10,24 \text{ ms.}$$

Klockan kommer alltså att "gå för sakta" som en följd av detta systematiska fel.

### .. Program för initiering..

```

; Adressdefinitioner
CRGINT EQU $38
RTICTL EQU $3B

timer_init:
; Initiera RTC avbrottsfrekvens
; Skriv tidbas för avbrottsintervall till RTICTL
    MOVB    #$49,RTICTL
; Aktivera avbrott från CRG-modul
    MOVB    #$80,CRGINT
    RTS
    
```

Anmärkning: Det är olämpligt att använda detta värde då programmet testas i simulator, använd då i stället det kortast tänkbara avbrottsintervallet enligt;

```

; Skriv tidbas för avbrottsintervall till RTICTL
    MOVB    #$10,RTICTL    ; För simulator
    
```

### Realtidsklocka i HCS12, vid avbrott

Algoritm, kvittera avbrott

1. RTIF = 1

| Clock Reset Generator (CRG) |   |        |      |        |        |        |       |        |          |        |                                  |
|-----------------------------|---|--------|------|--------|--------|--------|-------|--------|----------|--------|----------------------------------|
| Offset                      | 7 | 6      | 5    | 4      | 3      | 2      | 1     | 0      | Mnemonic | Namn   |                                  |
| \$34                        | R | 0      | 0    | SYN5   | SYN4   | SYN3   | SYN2  | SYN1   | SYN0     | SYNR   | Synthesizer Register             |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$35                        | R | 0      | 0    | 0      | 0      | REFDV  | REFDV | REFDV  | REFDV    | REFDV  | Reference Divide Register        |
|                             | W |        |      |        |        | 3      | 2     | 1      | 0        |        |                                  |
| \$36                        | R | 0      | 0    | 0      | 0      | 0      | 0     | 0      | 0        | CTFLG  | *)Test Flags Register            |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$37                        | R | RTIF   | PORF | LVRF   | LOCKIF | LOCK   | SCMIE | SCMIF  | SCM      | CRGFLG | Flags Register                   |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$38                        | R | RTIE   | 0    | 0      | LOCKIE | 0      | 0     | SCMIE  | 0        | CRGINT | Interrupt Enable Register        |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$39                        | R | PLLSEL | PSTP | SYSWAI | ROAWAI | PLLWAI | CWAI  | RTIWAI | COPWAI   | CLKSEL | Clock Select Register            |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$3A                        | R | 0      | 0    | 0      | 0      | 0      | PRE   | PCE    | SCME     | PLLCTL | PLL Control Register             |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$3B                        | R | 0      | RTR6 | RTR5   | RTR4   | RTR3   | RTR2  | RTR1   | RTR0     | RTICTL | RTI Control Register             |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$3C                        | R | 0      | 0    | 0      | 0      | 0      | CR2   | CR1    | CR0      | COPCTL | COP Control Register             |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$3D                        | R | 0      | 0    | 0      | 0      | 0      | 0     | 0      | 0        | FORBYP | *)Force and Bypass Test Register |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$3E                        | R | 0      | 0    | 0      | 0      | 0      | 0     | 0      | 0        | CTCTL  | *)Test Control Register          |
|                             | W |        |      |        |        |        |       |        |          |        |                                  |
| \$3F                        | R | 0      | 0    | 0      | 0      | 0      | 0     | 0      | 0        | ARMCOP | COP Arm/Timer Reset              |
|                             | W | Bit7   | Bit6 | Bit5   | Bit4   | Bit3   | Bit2  | Bit1   | Bit0     |        |                                  |

# Realtidsklocka i HCS12, avbrottshantering

```


; Adressdefinition
CRGFLG EQU    $37

timer_interrupt:
; Kvittera avbrott från RTC
    BSET    CRGFLG, #$80
    RTI

; Avbrottsvektor på plats...
    ORG    $FFF0
    FDB    timer_interrupt
    
```

| Adress (hex) | Funktion                         |
|--------------|----------------------------------|
| FFF0         | Real Time Interrupt              |
| FFEE         | Enhanced Capture Timer channel   |
| FFEC         | Enhanced Capture Timer channel 1 |
| FFEA         | Enhanced Capture Timer channel 2 |
| ....         | ....                             |
| FF8E         | Port P Interrupt                 |
| FF8C         | PWM Emergency Shutdown           |
| FF8A-FF80    | Reserverade                      |

# Realtidsklocka med hög upplösning



”Enhanced Capture Timer” (ECT)  
 En maskincykels noggrannhet

EXEMPEL:  
 Arbetstakt= 24 MHz  
 PERIOD = 24 000  
 Intervall = 1 ms  
 Noggrannhet = 1/24 000 000 sek.  $\approx 41,7 \times 10^{-9}$  sec.

## Programexempel

```

TIOS EQU $40
TCNT EQU $44
TIE EQU $4C
TFLG1 EQU $4E
TOC_0 EQU $50

PERIOD EQU 24000

Init:  MOVB #1, TIOS ; ch 0 är OC
        MOVB #1, TIE ; tillåt IRQ
        LDD TCNT ; aktuell cykel
        ADDD #PERIOD ; addera period
        STD TOC_0 ; nästa avbrott
        RTS


        ORG $FFEE
        FDB TOCirq
    
```

```

TOCirq : MOVB #1, TFLG1 ; kvittera
        LDD TCNT ; ny period
        ADDD #PERIOD
        STD TOC_0
        RTI
    
```

| Adress (hex) | Funktion                                |
|--------------|---|
| FFF0         | Real Time Interrupt                     |
| <b>FFEE</b>  | <b>Enhanced Capture Timer channel 0</b> |
| FFEC         | Enhanced Capture Timer channel 1        |
| FFEA         | Enhanced Capture Timer channel 2        |
| ....         | ....                                    |
| FF8E         | Port P Interrupt                        |
| FF8C         | PWM Emergency Shutdown                  |
| FF8A-FF80    | Reserverade                             |



## Pulsbreddsmodulering (PWM)




$$U_{out} = \frac{\text{duty cycle}}{\text{period}} U$$

Period och "duty-cycle" är programmerbart

# PWM-styrning



8 \* 8 bitars  
 eller  
 4 \* 16 bitars räknare



### Programexempel

| Address | Use  | Access |
|---------|--|--------|
| \$_00   | PWM Enable Register (PWME)                           | RW     |
| \$_01   | PWM Polarity Register (PWMPOL)                       | RW     |
| \$_02   | PWM Clock Select Register (PWMPRCLK)                 | RW     |
| \$_03   | PWM Prescale Clock Select Register (PWMPRCLK)        | RW     |
| \$_04   | PWM Center Align Enable Register (PWMCRAE)           | RW     |
| \$_05   | PWM Control Register (PWMCNTL)                       | RW     |
| \$_06   | PWM Test Register (PWMTST) <sup>1</sup>              | RW     |
| \$_07   | PWM Prescale Counter Register (PWMPRSC) <sup>2</sup> | RW     |
| \$_08   | PWM Scale A Register (PWMSCLA)                       | RW     |
| \$_09   | PWM Scale B Register (PWMSCLB)                       | RW     |
| \$_0A   | PWM Scale A Counter Register (PWMSCNTA) <sup>3</sup> | RW     |
| \$_0B   | PWM Scale B Counter Register (PWMSCNTB) <sup>4</sup> | RW     |
| \$_0C   | PWM Channel 0 Counter Register (PWMCNT0)             | RW     |
| \$_0D   | PWM Channel 1 Counter Register (PWMCNT1)             | RW     |
| \$_0E   | PWM Channel 2 Counter Register (PWMCNT2)             | RW     |
| \$_0F   | PWM Channel 3 Counter Register (PWMCNT3)             | RW     |
| \$_10   | PWM Channel 4 Counter Register (PWMCNT4)             | RW     |
| \$_11   | PWM Channel 5 Counter Register (PWMCNT5)             | RW     |
| \$_12   | PWM Channel 6 Counter Register (PWMCNT6)             | RW     |
| \$_13   | PWM Channel 7 Counter Register (PWMCNT7)             | RW     |
| \$_14   | PWM Channel 0 Period Register (PWMPER0)              | RW     |
| \$_15   | PWM Channel 1 Period Register (PWMPER1)              | RW     |
| \$_16   | PWM Channel 2 Period Register (PWMPER2)              | RW     |
| \$_17   | PWM Channel 3 Period Register (PWMPER3)              | RW     |
| \$_18   | PWM Channel 4 Period Register (PWMPER4)              | RW     |
| \$_19   | PWM Channel 5 Period Register (PWMPER5)              | RW     |
| \$_1A   | PWM Channel 6 Period Register (PWMPER6)              | RW     |
| \$_1B   | PWM Channel 7 Period Register (PWMPER7)              | RW     |
| \$_1C   | PWM Channel 0 Duty Register (PWMDTY0)                | RW     |
| \$_1D   | PWM Channel 1 Duty Register (PWMDTY1)                | RW     |
| \$_1E   | PWM Channel 2 Duty Register (PWMDTY2)                | RW     |
| \$_1F   | PWM Channel 3 Duty Register (PWMDTY3)                | RW     |
| \$_20   | PWM Channel 4 Duty Register (PWMDTY4)                | RW     |
| \$_21   | PWM Channel 5 Duty Register (PWMDTY5)                | RW     |
| \$_22   | PWM Channel 6 Duty Register (PWMDTY6)                | RW     |
| \$_23   | PWM Channel 7 Duty Register (PWMDTY7)                | RW     |
| \$_24   | PWM Shutdown Register (PWMSDN)                       | RW     |
| \$_25   | Reserved   | R      |
| \$_26   | Reserved   | R      |
| \$_27   | Reserved   | R      |

```

; PWM initiering
PWME      EQU    $A0
PWPOL     EQU    $A1
PWMPRCLK  EQU    $A3
PWMPER0   EQU    $B4
PWMDTY0   EQU    $BC

; låg nivå startar period
        CLR     PWPOL


; c:a 4 ms periodtid
        MOVB   #$77, PWMPRCLK



; pwm kanal 0
        MOVB   #$FF, PWMPER0

; börja med 80% duty cycle..
        MOVB   #$D0, PWMDTY0

; aktivera kanal 0
        MOVB   #1, PWME
    
```

### Analog-/Digital- omvandling





Multiplex  
8 kanaler.

### Programexempel

| Address Offset | Use   | Access |
|----------------|---|--------|
| \$_00          | ATD Control Register 0 (ATDCTL0) <sup>1</sup> | R      |
| \$_01          | ATD Control Register 1 (ATDCTL1) <sup>2</sup> | R      |
| \$_02          | ATD Control Register 2 (ATDCTL2)              | R/W    |
| \$_03          | ATD Control Register 3 (ATDCTL3)              | R/W    |
| \$_04          | ATD Control Register 4 (ATDCTL4)              | R/W    |
| \$_06          | ATD Control Register 5 (ATDCTL5)              | R/W    |
| \$_08          | ATD Status Register 0 (ATDSTAT0)              | R/W    |
| \$_07          | Unimplemented                                 |        |
| \$_08          | ATD Test Register 0 (ATDTEST0) <sup>3</sup>   | R      |
| \$_09          | ATD Test Register 1 (ATDTEST1)                | R/W    |
| \$_0A          | Unimplemented                                 |        |
| \$_0B          | ATD Status Register 1 (ATDSTAT1)              | R      |
| \$_0C          | Unimplemented                                 |        |
| \$_0D          | ATD Input Enable Register (ATDDIEN)           | R/W    |
| \$_0E          | Unimplemented                                 |        |
| \$_0F          | Port Data Register (PORTAD)                   | R      |
| \$_10, \$_11   | ATD Result Register 0 (ATDDR0H, ATDDR0L)      | R/W    |
| \$_12, \$_13   | ATD Result Register 1 (ATDDR1H, ATDDR1L)      | R/W    |
| \$_14, \$_15   | ATD Result Register 2 (ATDDR2H, ATDDR2L)      | R/W    |
| \$_16, \$_17   | ATD Result Register 3 (ATDDR3H, ATDDR3L)      | R/W    |
| \$_18, \$_19   | ATD Result Register 4 (ATDDR4H, ATDDR4L)      | R/W    |
| \$_1A, \$_1B   | ATD Result Register 5 (ATDDR5H, ATDDR5L)      | R/W    |
| \$_1C, \$_1D   | ATD Result Register 6 (ATDDR6H, ATDDR6L)      | R/W    |
| \$_1E, \$_1F   | ATD Result Register 7 (ATDDR7H, ATDDR7L)      | R/W    |

```

; AD initiering
; Högerjustera resultat, unipolärt
; kontinuerlig mode (scan), AD kanal 6

        MOVB    #A6, ATDCTL5

; upplösning
        MOVB    #E5, ATDCTL4

; en konverteringssekvens
        MOVB    #40, ATDCTL3



; normal mode
        MOVB    #C0, ATDCTL2

; Vänta tills omvandling klar
wAD:
        BRCLR   ATDSTAT0, #80, wAD

; När resultat färdigt, läs
        LDAB   ATD0DR0L


...
    
```

# Seriekommunikation, SCI



## Sändare

## Mottagare




Sändare och mottagares klockor går i samma takt



## RS232 – överföring av tecknet 'z'

tecknet "z" representeras av bitmönstret "0111 1010" (ASCII-tecken).



## Initiering, "busy-wait"

Basadress = \$C8

Algorithm:  
1. Initiera  
BAUDRATE

2. Aktivera  
Transmitter  
Receiver

| Serial Communication Interface (SCI) |   |       |         |      |       |       |       |       |      |          |                         |
|--------------------------------------|---|-------|---------|------|-------|-------|-------|-------|------|----------|-------------------------|
| Offset                               |   | 7     | 6       | 5    | 4     | 3     | 2     | 1     | 0    | Mnemonic | Namn                    |
| \$00                                 | R | 0     | 0       | 0    | SBR12 | SBR11 | SBR10 | SBR9  | SBR8 | SCIBDH   | Baud Rate Register High |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$01                                 | R | SBR7  | SBR6    | SBR5 | SBR4  | SBR3  | SBR2  | SBR1  | SBR0 | SCIBDL   | Baud Rate Register Low  |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$02                                 | R | LOOPS | SCISWAI | RSRC | M     | WAKE  | ILT   | PE    | PT   | SCICR1   | Control Register 1      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$03                                 | R | TIE   | TCIE    | RIE  | ILIE  | TE    | RE    | RWU   | SBK  | SCICR2   | Control Register 2      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$04                                 | R | TDRE  | TC      | RDRF | IDLE  | OR    | NF    | FE    | PF   | SCISR1   | Status Register 1       |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$05                                 | R | 0     | 0       | 0    | 0     | 0     | BRK13 | TXDIR | RAF  | SCISR2   | Status Register 2       |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$06                                 | R | R8    | T8      | 0    | 0     | 0     | 0     | 0     | 0    | SCIDRH   | Data Register High      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$07                                 | R | R7    | R6      | R5   | R4    | R3    | R2    | R1    | R0   | SCIDRL   | Data Register Low       |
|                                      | W | T7    | T6      | T5   | T4    | T3    | T2    | T1    | T0   |          |                         |

```

SCI0BD:      EQU    $C8    ; SCI 0 baudrate-register (16 bit).
SCI0CR2:    EQU    $CB    ; SCI 0 styr-register 2.
; Bitdefinitioner, styrregister
TE:         EQU    $08    ; Transmitter enable.
RE:         EQU    $04    ; Receiver enable.
    
```

### Skriv tecken via SCI

Algorithm:  
 TDRE =  
 (Transmit Data Register Empty)

1. Om TDRE=1  
 SCIDRL=tecken

| Serial Communication Interface (SCI) |   |       |         |      |       |       |       |       |      |          |                         |
|--------------------------------------|---|-------|---------|------|-------|-------|-------|-------|------|----------|-------------------------|
| Offset                               |   | 7     | 6       | 5    | 4     | 3     | 2     | 1     | 0    | Mnemonic | Namn                    |
| \$00                                 | R | 0     | 0       | 0    | SBR12 | SBR11 | SBR10 | SBR9  | SBR8 | SCIBDH   | Baud Rate Register High |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$01                                 | R | SBR7  | SBR6    | SBR5 | SBR4  | SBR3  | SBR2  | SBR1  | SBR0 | SCIBDL   | Baud Rate Register Low  |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$02                                 | R | LOOPS | SCISWAI | RSRC | M     | WAKE  | ILT   | PE    | PT   | SCICR1   | Control Register 1      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$03                                 | R | TIE   | TCIE    | RIE  | ILIE  | TE    | RE    | RWU   | SBK  | SCICR2   | Control Register 2      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$04                                 | R | TDRE  | TC      | RDRF | IDLE  | OR    | NF    | FE    | PF   | SCISR1   | Status Register 1       |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$05                                 | R | 0     | 0       | 0    | 0     | 0     | BRK13 | TXDIR | RAF  | SCISR2   | Status Register 2       |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$06                                 | R | R8    | T8      | 0    | 0     | 0     | 0     | 0     | 0    | SCIDRH   | Data Register High      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$07                                 | R | R7    | R6      | R5   | R4    | R3    | R2    | R1    | R0   | SCIDRL   | Data Register Low       |
|                                      | W | T7    | T6      | T5   | T4    | T3    | T2    | T1    | T0   |          |                         |

```

SCIOSR1:      EQU    $CC      ; SCI 0 status-register 1.
SCIODRL:     EQU    $CF      ; SCI 0 data-register låg byte.
; Bitdefinitioner, statusregister
TDRE:        EQU    $80      ; Transmit data register empty status bit.
    
```

### Läs tecken från SCI

Algorithm:  
 RDRF =  
 (Receive Data Register Full)

1. Om RDRF =1  
 tecken=SCIDRL

| Serial Communication Interface (SCI) |   |       |         |      |       |       |       |       |      |          |                         |
|--------------------------------------|---|-------|---------|------|-------|-------|-------|-------|------|----------|-------------------------|
| Offset                               |   | 7     | 6       | 5    | 4     | 3     | 2     | 1     | 0    | Mnemonic | Namn                    |
| \$00                                 | R | 0     | 0       | 0    | SBR12 | SBR11 | SBR10 | SBR9  | SBR8 | SCIBDH   | Baud Rate Register High |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$01                                 | R | SBR7  | SBR6    | SBR5 | SBR4  | SBR3  | SBR2  | SBR1  | SBR0 | SCIBDL   | Baud Rate Register Low  |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$02                                 | R | LOOPS | SCISWAI | RSRC | M     | WAKE  | ILT   | PE    | PT   | SCICR1   | Control Register 1      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$03                                 | R | TIE   | TCIE    | RIE  | ILIE  | TE    | RE    | RWU   | SBK  | SCICR2   | Control Register 2      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$04                                 | R | TDRE  | TC      | RDRF | IDLE  | OR    | NF    | FE    | PF   | SCISR1   | Status Register 1       |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$05                                 | R | 0     | 0       | 0    | 0     | 0     | BRK13 | TXDIR | RAF  | SCISR2   | Status Register 2       |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$06                                 | R | R8    | T8      | 0    | 0     | 0     | 0     | 0     | 0    | SCIDRH   | Data Register High      |
|                                      | W |       |         |      |       |       |       |       |      |          |                         |
| \$07                                 | R | R7    | R6      | R5   | R4    | R3    | R2    | R1    | R0   | SCIDRL   | Data Register Low       |
|                                      | W | T7    | T6      | T5   | T4    | T3    | T2    | T1    | T0   |          |                         |

```

SCIOSR1:      EQU    $CC      ; SCI 0 status-register 1.
SCIODRL:     EQU    $CF      ; SCI 0 data-register låg byte.
; Bitdefinitioner, statusregister
RDRF:        equ    $20      ; Receive data register full status bit.
    
```

## Bestämna Baudrate-värde

$$BR = \frac{PLLCLK}{16 \times baudrate}$$

$$baudrate = \frac{PLLCLK}{16 \times BR}$$

|         |   |  |   |
|---------|---|--|---|
| 9 600   | $\frac{48 \times 10^6}{16 \times 9600} = 312,5$           | $\frac{48 \times 10^6}{16 \times 312} \approx 9615$  | $\frac{48 \times 10^6}{16 \times 313} \approx 9585$ |
| 57 600  | $\frac{48 \times 10^6}{16 \times 57600} \approx 52,08333$ | $\frac{48 \times 10^6}{16 \times 52} \approx 57692$  |   |
| 256 000 | $\frac{48 \times 10^6}{16 \times 256000} = 11,71875$      | $\frac{48 \times 10^6}{16 \times 12} \approx 250000$ |   |

```

Eclock:      EQU      8000000      ; 8 MHz
; BaudRate register värden, baserad på PLL-klocka
Baud9600:   EQU      (Eclock/(16*9600))
    
```

## Programmet...

```

; enkelt testprogram
      ORG      $1000
      JSR      serial_init
Loop: JSR      in      ; "eka" tecken
      JSR      out
      BRA      loop
    
```

```

; OUT tecken rutin
; Skriv tecken till SCI0
; Inparameter, register B: tecken.
out:  BRCLR   SCI0SR1,#TDRE,out      ; vänta till TDRF=1
      STAB   SCI0DRL                ; skicka tecken ...
      RTS
    
```

```

; IN tecken rutin
; Läs tecken från SCI0
; Returnera i register B
in:   BRCLR   SCI0SR1,#RDRF,in      ; vänta till RDRF=1
      LDAB   SCI0DRL                ; läs tecken
      RTS
    
```