Towards a Formal Semantics of Verilog using Duration Calculus

Gerardo Schneider VERIMAG, France

Xu Qiwen

International Institute for Software Technology United Nations University (UNU/IIST)

* Thanks: UNU/IIST

1

Overview of the presentation

- $\mu WDCI$
- Verilog
- Example
- Semantics of some commands
- Conclusions

Duration Calculus of Weakly Monotonic Time (WDC)

System evolves by Discrete steps Several steps at the same time



Stepped Time Point (t, i)

- t real time point (or macro time)
- *i* causal time point (or micro time)

 $\mu \rm WDCI: \rm WDC$ with Infinite Intervals and Least Fixpoint Operator

Verilog

It's a HDL that has (among others):

- shared states, updated by possibly instantaneous assignments from different processes;
- zero-time computation
- continuous assignments
- delay statements;
- synchronisation by waiting for some conditions to become true;
- recursion (finite and infinite).

Example



(1, *,1)

(*,*,*)

Semantics of a VERILOG Program

The semantics of a program P (considered as a closed system) is:

 $\mathcal{M}(P) \wedge \mathbf{A}\mathbf{x}_1 \wedge \mathbf{A}\mathbf{x}_2$

where

$$Ax_1: \forall x \in Var^+$$
. $\Box(\text{cint} \Rightarrow \mathbf{b}.x = \mathbf{e}.x)$

$$\mathbf{Ax_2}: \exists i \in I_{Proc} \ . \ \Box(\mathsf{dint} \Rightarrow \mathbf{e}.\partial = i)$$

Semantics of some Commands

• Assignment

$$\mathcal{M}(v = e) \stackrel{\text{def}}{=}$$

 $\ell = 0 \land (\text{idle}_i \frown (\text{dint} \land \mathbf{e}.v = \mathbf{b}.e \land$
 $unchanged_{Var-\{v\}} \land \mathbf{e}.\partial = i))$

• Sequential Composition

$$\mathcal{M}(\text{begin } S_1; S_2; \dots; S_n \text{ end}) \stackrel{\text{def}}{=}$$

 $\mathcal{M}(S_1) \frown \mathcal{M}(\text{begin } S_2; \dots; S_n \text{ end})$

• Iteration

$$\mathcal{M}(\text{while } (eb) S) \stackrel{\text{def}}{=}$$

 $\nu X.((\mathcal{M}(eb) \frown \mathcal{M}(S)) \frown X) \lor \mathcal{M}(\neg eb))$

• Parallel Composition

$$\mathcal{M}(P_1 \parallel \ldots \parallel P_n) \stackrel{\text{def}}{=}$$

 $\bigvee_{i=1}^n ((\mathcal{M}(P_1) \cap \text{idle}_1) \land \ldots \land \mathcal{M}(P_i)$
 $\land \ldots \land (\mathcal{M}(P_n) \cap \text{idle}_n))$

• Boolean Expressions $\mathcal{M}(eb) \stackrel{\text{def}}{=}$

$$\begin{split} \ell &= 0 \land (\mathsf{idle}_{\mathsf{i}} \frown (\mathbf{b}.eb \land \mathsf{dint} \land \mathit{unchanged}_{Var} \land \\ \mathbf{e}.\partial &= i)) \end{split}$$

Semantics of other commands

- Delay $\mathcal{M}(\#n) \stackrel{\text{def}}{=} \text{idle}_{i} \land \ell \leq n \land (\widehat{\text{fin}} \Rightarrow \ell = n)$
- Conditionals $\mathcal{M}(\text{if } (eb) S_1 \text{ else } S_2) \stackrel{\text{def}}{=}$ $(\mathcal{M}(eb) \frown \mathcal{M}(S_1)) \lor (\mathcal{M}(\neg eb) \frown \mathcal{M}(S_2))$
- Continuous assignment $\mathcal{M}(assign \ w = e) \stackrel{\text{def}}{=} [[w = \mathcal{M}(e)]] \land inf$

Conclusions

- We have given a formal semantics of a subset of Verilog using $\mu WDCI$
- Some features:
 - It is compositional
 - It is maximal (vs prefix closed)
 - It has infinite intervals (infinite zero-time computations)
 - It allows to represent intermediate transitions

Conclusions

- Future works:
 - Extend the language (i.e. non-blocking assignments)
 - Change the semantics for Hybrid Systems
 - Axiomatisation of μ WDCI