

Towards a Formal Semantics of Verilog using Duration Calculus

Gerardo Schneider
VERIMAG, France

Xu Qiwen
International Institute for Software
Technology
United Nations University (UNU/IIST)


* Thanks: UNU/IIST

Overview of the presentation

- μ WDCI
- Verilog
- Example
- Semantics of some commands
- Conclusions

Duration Calculus of Weakly Monotonic Time (WDC)

System evolves by Discrete steps
Several steps at the same time



Stepped Time Point (t, i)

t real time point (or macro time)

i causal time point (or micro time)

μ **WDCI**: WDC with Infinite Intervals and Least Fixpoint Operator

Verilog


It's a HDL that has (among others):

- shared states, updated by possibly instantaneous assignments from different processes;
- zero-time computation
- continuous assignments
- delay statements;
- synchronisation by waiting for some conditions to become true;
- recursion (finite and infinite).

Example

P_1 : #1;
 $x = 1$;
 $y = 3$;
 $x = x + 2$;
#3;
 $x = y + x$;

P_2 : #2;
 $y = 5$;



Semantics of a VERILOG Program

The semantics of a program P (considered as a closed system) is:

$$\mathcal{M}(P) \wedge \mathbf{Ax}_1 \wedge \mathbf{Ax}_2$$

where

$$\mathbf{Ax}_1 : \forall x \in \text{Var}^+ . \square(\text{cint} \Rightarrow \mathbf{b}.x = \mathbf{e}.x)$$

$$\mathbf{Ax}_2 : \exists i \in I_{Proc} . \square(\text{dint} \Rightarrow \mathbf{e}.\partial = i)$$

Semantics of some Commands

- Assignment

$$\mathcal{M}(v = e) \stackrel{\text{def}}{=}$$

$$\ell = 0 \wedge (\text{idle}_i \wedge (\text{dint} \wedge \mathbf{e}.v = \mathbf{b}.e \wedge \\ \text{unchanged}_{\text{Var}-\{v\}} \wedge \mathbf{e}.\partial = i))$$

- Sequential Composition

$$\mathcal{M}(\text{begin } S_1; S_2; \dots; S_n \text{ end}) \stackrel{\text{def}}{=}$$

$$\mathcal{M}(S_1) \wedge \mathcal{M}(\text{begin } S_2; \dots; S_n \text{ end})$$

- Iteration

$$\mathcal{M}(\text{while } (eb) S) \stackrel{\text{def}}{=}$$

$$\nu X.((\mathcal{M}(eb) \wedge \mathcal{M}(S)) \wedge X) \vee \mathcal{M}(\neg eb))$$

- Parallel Composition

$$\mathcal{M}(P_1 \parallel \dots \parallel P_n) \stackrel{\text{def}}{=} \\ \bigvee_{i=1}^n ((\mathcal{M}(P_1) \frown \text{idle}_1) \wedge \dots \wedge \mathcal{M}(P_i) \\ \wedge \dots \wedge (\mathcal{M}(P_n) \frown \text{idle}_n))$$

- Boolean Expressions

$$\mathcal{M}(eb) \stackrel{\text{def}}{=} \\ \ell = 0 \wedge (\text{idle}_i \frown (\mathbf{b}.eb \wedge \text{dint} \wedge \text{unchanged}_{\text{Var}} \wedge \\ \mathbf{e}.\partial = i))$$

Semantics of other commands

- Delay

$$\mathcal{M}(\#n) \stackrel{\text{def}}{=} \text{idle}_i \wedge l \leq n \wedge (\widehat{\text{fin}} \Rightarrow l = n)$$

- Conditionals

$$\mathcal{M}(\text{if } (eb) S_1 \text{ else } S_2) \stackrel{\text{def}}{=}$$

$$(\mathcal{M}(eb) \frown \mathcal{M}(S_1)) \vee (\mathcal{M}(\neg eb) \frown \mathcal{M}(S_2))$$

- Continuous assignment

$$\mathcal{M}(\text{assign } w = e) \stackrel{\text{def}}{=} \llbracket w = \mathcal{M}(e) \rrbracket \wedge \text{inf}$$

Conclusions

- We have given a formal semantics of a subset of Verilog using μ WDCI
- Some features:
 - It is compositional
 - It is maximal (vs prefix closed)
 - It has infinite intervals (infinite zero-time computations)
 - It allows to represent intermediate transitions

Conclusions

- Future works:
 - Extend the language (i.e. non-blocking assignments)
 - Change the semantics for Hybrid Systems
 - Axiomatisation of μ WDCI